Zhikai Wang, Wenfei Hu, Ziyu Gu, Wenyuan Zhang, S.-D. Yin, Ruitao Wang, Jian Zhang, Yan Wang
{"title":"Large-scale Integrated Circuits Simulation Based on CNT-FET Model","authors":"Zhikai Wang, Wenfei Hu, Ziyu Gu, Wenyuan Zhang, S.-D. Yin, Ruitao Wang, Jian Zhang, Yan Wang","doi":"10.1109/ICICDT51558.2021.9626539","DOIUrl":null,"url":null,"abstract":"Carbon nanotube field-effect transistor (CNT-FET), as a kind of efficient device, is expected to be the mainstream product of complementary metal–oxide–semi-conductor (CMOS) integrated circuits (ICs). The simulation based on SPICE model plays a significant role before ICs been fabricated. However, most of the previous circuits and simulations are based on only P-type CNT model. In this paper, we build N-type and P-type CNT model by denominator numerator fit (DNFIT) technique, perform successfully large-scale (>1000) CNT CMOS ICs simulation on CADENCE for the first time. The simulation results show that large scale CNT CMOS ICs can achieve correct logic performance.","PeriodicalId":6737,"journal":{"name":"2021 International Conference on IC Design and Technology (ICICDT)","volume":"21 1","pages":"1-4"},"PeriodicalIF":0.0000,"publicationDate":"2021-09-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 International Conference on IC Design and Technology (ICICDT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICDT51558.2021.9626539","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
Carbon nanotube field-effect transistor (CNT-FET), as a kind of efficient device, is expected to be the mainstream product of complementary metal–oxide–semi-conductor (CMOS) integrated circuits (ICs). The simulation based on SPICE model plays a significant role before ICs been fabricated. However, most of the previous circuits and simulations are based on only P-type CNT model. In this paper, we build N-type and P-type CNT model by denominator numerator fit (DNFIT) technique, perform successfully large-scale (>1000) CNT CMOS ICs simulation on CADENCE for the first time. The simulation results show that large scale CNT CMOS ICs can achieve correct logic performance.