{"title":"A quad-core 28–32 GHz transmit/receive 5G phased-array IC with flip-chip packaging in SiGe BiCMOS","authors":"K. Kibaroglu, M. Sayginer, Gabriel M. Rebeiz","doi":"10.1109/MWSYM.2017.8059027","DOIUrl":null,"url":null,"abstract":"This work presents a quad-core 28–32 GHz transmit/receive phased-array integrated circuit (IC) with flipchip packaging for 5G communication links. The IC consists of 4 Tx/Rx channels each with 6-bit phase and 14 dB amplitude control. The noise figure in the RX mode is 4.6 dB, the lowest reported to date to our best knowledge, and the output power in transmit mode is 10 dBm at P1dB. The power consumption is 105 mW and 200 mW in the RX and TX modes respectively, per channel. The chip is flipped on a low cost RF board with a 2×2 antenna array for a range of system-level measurements. The array has a measured EIRP of 24.5 dBm, and is used in a 1 meter communication link achieving 64-QAM 2.4 Gbps data rate with an EVM of 2.89%.","PeriodicalId":6481,"journal":{"name":"2017 IEEE MTT-S International Microwave Symposium (IMS)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2017-06-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"38","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE MTT-S International Microwave Symposium (IMS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSYM.2017.8059027","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 38
Abstract
This work presents a quad-core 28–32 GHz transmit/receive phased-array integrated circuit (IC) with flipchip packaging for 5G communication links. The IC consists of 4 Tx/Rx channels each with 6-bit phase and 14 dB amplitude control. The noise figure in the RX mode is 4.6 dB, the lowest reported to date to our best knowledge, and the output power in transmit mode is 10 dBm at P1dB. The power consumption is 105 mW and 200 mW in the RX and TX modes respectively, per channel. The chip is flipped on a low cost RF board with a 2×2 antenna array for a range of system-level measurements. The array has a measured EIRP of 24.5 dBm, and is used in a 1 meter communication link achieving 64-QAM 2.4 Gbps data rate with an EVM of 2.89%.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
