CMOS-compatible Ti/Al ohmic contacts (R c ° C)

Zhihong Liu, M. Heuken, D. Fahle, G. Ng, T. Palacios
{"title":"CMOS-compatible Ti/Al ohmic contacts (R c ° C)","authors":"Zhihong Liu, M. Heuken, D. Fahle, G. Ng, T. Palacios","doi":"10.1109/DRC.2014.6872304","DOIUrl":null,"url":null,"abstract":"Recently the development of CMOS-compatible fabrication technologies for GaN HEMTs has attracted increasing levels of interest [1]-[4]. A low temperature ohmic contact technology is required for gate-first device fabrication and CMOS-first GaN-Si integration process, however, typical ohmic contacts need annealing at > 800°C [1], [2]. In the past, we have reported an approach to realize low contact resistance (R\n C\n) using CMOS-compatible metal schemes annealed at 500°C through an n\n +\n-GaN/n-AlGaN/GaN structure [4]. This method has a drawback that the n-doped AlGaN barrier increases the gate leakage current. In this work, we present the first low temperature (<;450°C) CMOS-compatible Ti/Al ohmic contact technology for conventional unintentionally-doped AlGaN/AlN/GaN HEMT structures.","PeriodicalId":6808,"journal":{"name":"70th Device Research Conference","volume":"39 1","pages":"75-76"},"PeriodicalIF":0.0000,"publicationDate":"2014-06-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"70th Device Research Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DRC.2014.6872304","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

Recently the development of CMOS-compatible fabrication technologies for GaN HEMTs has attracted increasing levels of interest [1]-[4]. A low temperature ohmic contact technology is required for gate-first device fabrication and CMOS-first GaN-Si integration process, however, typical ohmic contacts need annealing at > 800°C [1], [2]. In the past, we have reported an approach to realize low contact resistance (R C ) using CMOS-compatible metal schemes annealed at 500°C through an n + -GaN/n-AlGaN/GaN structure [4]. This method has a drawback that the n-doped AlGaN barrier increases the gate leakage current. In this work, we present the first low temperature (<;450°C) CMOS-compatible Ti/Al ohmic contact technology for conventional unintentionally-doped AlGaN/AlN/GaN HEMT structures.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
cmos兼容的Ti/Al欧姆触点(R°c)
最近,GaN hemt的cmos兼容制造技术的发展引起了越来越多的关注[1]-[4]。栅极优先器件制造和cmos优先GaN-Si集成工艺需要低温欧姆接触技术,但典型的欧姆接触需要在> 800°C下退火[1],[2]。过去,我们已经报道了一种通过n +-GaN/n- algan /GaN结构在500°C退火的cmos兼容金属方案实现低接触电阻(R C)的方法[4]。这种方法有一个缺点,即n掺杂的AlGaN势垒增加了栅漏电流。在这项工作中,我们提出了第一个低温(<;450°C) cmos兼容的Ti/Al欧姆接触技术,用于传统的无意掺杂AlGaN/AlN/GaN HEMT结构。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Enhancement-mode Al045Ga0.55N/Al0.3Ga0.7N High Electron Mobility Transistor with p-Al0.3Ga0.7N Gate CMOS-compatible Ti/Al ohmic contacts (R c ° C) Role of screening, heating, and dielectrics on high-field transport in graphene Electrical control of nuclear-spin-induced Hall voltage in an inverted InAs heterostructure Piezotronics and piezo-phototronics
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1