Fully vertical gallium nitride trench MOSFETs fabricated with metal-free gate first process

Kevin Dannecker, J. Baringhaus
{"title":"Fully vertical gallium nitride trench MOSFETs fabricated with metal-free gate first process","authors":"Kevin Dannecker, J. Baringhaus","doi":"10.1116/6.0000980","DOIUrl":null,"url":null,"abstract":"We report on the fabrication and characterization of fully vertical gallium nitride trench metal oxide semiconductor field effect transistors on native substrates with a metal-free gate first process and a chlorine-free trench etching method. Trenches were fabricated using sulfur hexafluoride and argon plasma etching in combination with alkaline wet etching posttreatment to create crystal oriented trenches along the a- and m-planes. Low pressure chemical vapor deposited silicon dioxide was used as gate dielectric with a poly-silicon gate contact. The metal-free gate structure was separated by a silicon dioxide passivation from any subsequent metal containing contact formation processing steps. The breakdown robustness of the gate structure was examined in the forward direction and no temperature dependence was observed up to 450 K. Fabricated trench MOSFETs showed only small hysteresis effects during transfer characterization but a positive threshold shift was observed. An inversion channel carrier field effect mobility of ≈ 10 cm 2/V s was extracted. The area specific on resistance was calculated to be 5.8 m Ω cm 2. Results for devices with differently oriented trenches were comparable and no significant performance difference was observed.","PeriodicalId":17652,"journal":{"name":"Journal of Vacuum Science & Technology. B. Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-04-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of Vacuum Science & Technology. B. Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1116/6.0000980","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

We report on the fabrication and characterization of fully vertical gallium nitride trench metal oxide semiconductor field effect transistors on native substrates with a metal-free gate first process and a chlorine-free trench etching method. Trenches were fabricated using sulfur hexafluoride and argon plasma etching in combination with alkaline wet etching posttreatment to create crystal oriented trenches along the a- and m-planes. Low pressure chemical vapor deposited silicon dioxide was used as gate dielectric with a poly-silicon gate contact. The metal-free gate structure was separated by a silicon dioxide passivation from any subsequent metal containing contact formation processing steps. The breakdown robustness of the gate structure was examined in the forward direction and no temperature dependence was observed up to 450 K. Fabricated trench MOSFETs showed only small hysteresis effects during transfer characterization but a positive threshold shift was observed. An inversion channel carrier field effect mobility of ≈ 10 cm 2/V s was extracted. The area specific on resistance was calculated to be 5.8 m Ω cm 2. Results for devices with differently oriented trenches were comparable and no significant performance difference was observed.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
全垂直氮化镓沟槽mosfet的无金属栅极工艺
本文报道了采用无金属栅第一工艺和无氯沟槽刻蚀法在原生衬底上制备和表征了全垂直氮化镓沟槽金属氧化物半导体场效应晶体管。采用六氟化硫和氩等离子体刻蚀结合碱性湿法刻蚀后处理,沿a面和m面制备了晶体定向沟槽。采用低压化学气相沉积二氧化硅作为栅极介质,并采用多晶硅栅极触点。无金属栅极结构通过二氧化硅钝化与任何后续含金属接触形成加工步骤分离。栅极结构的击穿稳健性在正向方向上进行了测试,并且在450k以下没有观察到温度依赖性。制备的沟槽mosfet在转移表征过程中仅表现出较小的滞后效应,但观察到正的阈值移位。反演通道载流子场效应迁移率为≈10 cm 2/V s。计算出电阻比面积为5.8 m Ω cm 2。不同定向沟槽装置的结果具有可比性,没有观察到显著的性能差异。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Tunable and scalable fabrication of plasmonic dimer arrays with sub-10 nm nanogaps by area-selective atomic layer deposition Characterization and optimization of bonding and interconnect technology for 3D stacking thin dies Ultradeep microaxicons in lithium niobate by focused Xe ion beam milling Self-powered ultraviolet photodiode based on lateral polarity structure GaN films Electrical conductivity across the alumina support layer following carbon nanotube growth
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1