用于GNSS互操作的180nm全集成双通道可重构接收机

Nan Qi, B. Chi, Yang Xu, Zhou Chen, Yang Xu, Jun Xie, Zheng Song, Zhihua Wang
{"title":"用于GNSS互操作的180nm全集成双通道可重构接收机","authors":"Nan Qi, B. Chi, Yang Xu, Zhou Chen, Yang Xu, Jun Xie, Zheng Song, Zhihua Wang","doi":"10.1109/ESSCIRC.2013.6649101","DOIUrl":null,"url":null,"abstract":"A fully-integrated dual-channel reconfigurable GNSS (GPS/GLONASS/Galileo/Compass) receiver in 180nm CMOS is presented, supporting simultaneous dual-system signal reception. Two channels of the receiver share RF front-end circuits and the frequency synthesizer, and employ separate IF-strips to support the different navigation systems. Reconfigurable signal bandwidths are supported, covering from 2.2MHz to 10MHz to implement both civil and high precision positioning. The on-chip I/Q mismatch calibration circuit is integrated to improve the image rejection ratio (IRR), which can be realized automatically with the aid of a FPGA. Besides, the receiver integrates internal AFC, DCOC, LDO and DCXO, which make it a complete GNSS radio. Thanks to the power scalable analog baseband circuits, the power consumption in the typical dual-channel mode is reduced to 23mA. The receiver achieves 2.5dB noise figure, 55dB dynamic range with 1dB steps, 50dB IRR and -57dBm input 1dB-compression point. The receiver can cooperate with a digital baseband to track real-time satellites in the open sky, achieving higher than 40dB CNR for both GPS and Compass systems.","PeriodicalId":183620,"journal":{"name":"2013 Proceedings of the ESSCIRC (ESSCIRC)","volume":"153 1‐3","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-10-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A 180nm fully-integrated dual-channel reconfigurable receiver for GNSS interoperations\",\"authors\":\"Nan Qi, B. Chi, Yang Xu, Zhou Chen, Yang Xu, Jun Xie, Zheng Song, Zhihua Wang\",\"doi\":\"10.1109/ESSCIRC.2013.6649101\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A fully-integrated dual-channel reconfigurable GNSS (GPS/GLONASS/Galileo/Compass) receiver in 180nm CMOS is presented, supporting simultaneous dual-system signal reception. Two channels of the receiver share RF front-end circuits and the frequency synthesizer, and employ separate IF-strips to support the different navigation systems. Reconfigurable signal bandwidths are supported, covering from 2.2MHz to 10MHz to implement both civil and high precision positioning. The on-chip I/Q mismatch calibration circuit is integrated to improve the image rejection ratio (IRR), which can be realized automatically with the aid of a FPGA. Besides, the receiver integrates internal AFC, DCOC, LDO and DCXO, which make it a complete GNSS radio. Thanks to the power scalable analog baseband circuits, the power consumption in the typical dual-channel mode is reduced to 23mA. The receiver achieves 2.5dB noise figure, 55dB dynamic range with 1dB steps, 50dB IRR and -57dBm input 1dB-compression point. The receiver can cooperate with a digital baseband to track real-time satellites in the open sky, achieving higher than 40dB CNR for both GPS and Compass systems.\",\"PeriodicalId\":183620,\"journal\":{\"name\":\"2013 Proceedings of the ESSCIRC (ESSCIRC)\",\"volume\":\"153 1‐3\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-10-31\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 Proceedings of the ESSCIRC (ESSCIRC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.2013.6649101\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 Proceedings of the ESSCIRC (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2013.6649101","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

提出了一种180nm CMOS全集成双通道可重构GNSS (GPS/GLONASS/Galileo/Compass)接收机,支持双系统信号同时接收。接收机的两个通道共用射频前端电路和频率合成器,并采用单独的中频带来支持不同的导航系统。支持可重构的信号带宽,覆盖2.2MHz至10MHz,可实现民用和高精度定位。为了提高图像抑制比(IRR),集成了片上I/Q错配校正电路,可借助FPGA自动实现。此外,接收机内部集成了AFC、DCOC、LDO和DCXO,使其成为一个完整的GNSS无线电。由于采用功率可扩展的模拟基带电路,典型双通道模式下的功耗降至23mA。接收机的噪声系数为2.5dB,动态范围为55dB,步进为1dB, IRR为50dB,输入为-57dBm,压缩点为1dB。该接收机可以配合数字基带在开放天空中跟踪实时卫星,GPS和Compass系统的信噪比均高于40dB。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 180nm fully-integrated dual-channel reconfigurable receiver for GNSS interoperations
A fully-integrated dual-channel reconfigurable GNSS (GPS/GLONASS/Galileo/Compass) receiver in 180nm CMOS is presented, supporting simultaneous dual-system signal reception. Two channels of the receiver share RF front-end circuits and the frequency synthesizer, and employ separate IF-strips to support the different navigation systems. Reconfigurable signal bandwidths are supported, covering from 2.2MHz to 10MHz to implement both civil and high precision positioning. The on-chip I/Q mismatch calibration circuit is integrated to improve the image rejection ratio (IRR), which can be realized automatically with the aid of a FPGA. Besides, the receiver integrates internal AFC, DCOC, LDO and DCXO, which make it a complete GNSS radio. Thanks to the power scalable analog baseband circuits, the power consumption in the typical dual-channel mode is reduced to 23mA. The receiver achieves 2.5dB noise figure, 55dB dynamic range with 1dB steps, 50dB IRR and -57dBm input 1dB-compression point. The receiver can cooperate with a digital baseband to track real-time satellites in the open sky, achieving higher than 40dB CNR for both GPS and Compass systems.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 180nm fully-integrated dual-channel reconfigurable receiver for GNSS interoperations A 40 nm LP CMOS self-biased continuous-time comparator with sub-100ps delay at 1.1V & 1.2mW MEMS for automotive and consumer electronics A resistor-based temperature sensor for MEMS frequency references A 13.2% locking-range divide-by-6, 3.1mW, ILFD using even-harmonic-enhanced direct injection technique for millimeter-wave PLLs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1