Marechal Baptiste, G. Jean, Levy Raphael, Le Traon Olivier, Mailly Frederick, Nouet Pascal
{"title":"用于振动MEMS传感器的直接数字合成器(DDS)设计参数优化:相位蓄能器,查找表(LUT)和数模转换器(DAC)尺寸的优化","authors":"Marechal Baptiste, G. Jean, Levy Raphael, Le Traon Olivier, Mailly Frederick, Nouet Pascal","doi":"10.1109/DTIP.2014.7056692","DOIUrl":null,"url":null,"abstract":"Onera has been developing quartz based MEMS inertial sensors for long, including for some years the associated digital electronics. Direct Digital Synthesis (DDS) and computerised control loops have been introduced as a replacement for self-sustained oscillators and analog PLL. However, the design parameters of digital synthesisers (word length of phase accumulator, size of Look Up Table, number of bits of DAC) affect the excitation signal spectrum driving the sensors. Spurious noise induced by those parameters can alter the sensors performances, especially in our cases of highly resonant vibrating structures (Q > 100000): spurs close to the resonant frequency tend to lower the quality factor. This paper exposes a review of this spurious noise and an approach for optimising the DDS design parameters. In addition, alternate DDS structures are also investigated and compared to the classical phase accumulator / look up table / D-A converter structure. In one case, the DAC is only one bit wide, and the sine shape is obtained through large oversampling and low-pass filtering (Σ/Δ technique). In space designs, the ability to skip the DAC and remain fully digital inside a FPGA is a trade-off to be considered. In an other case, the output is only a square but with low jitter, reshaped by a narrow band pass filter, to generate the expected sine output. Here, the trade-off is towards simpler electronics (no memory table) with a slightly more sophisticated analog filter.","PeriodicalId":268119,"journal":{"name":"2014 Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS (DTIP)","volume":"57 3","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Direct digital synthesiser (DDS) design parameters optimisation for vibrating MEMS sensors: Optimisation of phase accumulator, Look-Up Table (LUT) and Digital to Analog Converter (DAC) sizes\",\"authors\":\"Marechal Baptiste, G. Jean, Levy Raphael, Le Traon Olivier, Mailly Frederick, Nouet Pascal\",\"doi\":\"10.1109/DTIP.2014.7056692\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Onera has been developing quartz based MEMS inertial sensors for long, including for some years the associated digital electronics. Direct Digital Synthesis (DDS) and computerised control loops have been introduced as a replacement for self-sustained oscillators and analog PLL. However, the design parameters of digital synthesisers (word length of phase accumulator, size of Look Up Table, number of bits of DAC) affect the excitation signal spectrum driving the sensors. Spurious noise induced by those parameters can alter the sensors performances, especially in our cases of highly resonant vibrating structures (Q > 100000): spurs close to the resonant frequency tend to lower the quality factor. This paper exposes a review of this spurious noise and an approach for optimising the DDS design parameters. In addition, alternate DDS structures are also investigated and compared to the classical phase accumulator / look up table / D-A converter structure. In one case, the DAC is only one bit wide, and the sine shape is obtained through large oversampling and low-pass filtering (Σ/Δ technique). In space designs, the ability to skip the DAC and remain fully digital inside a FPGA is a trade-off to be considered. In an other case, the output is only a square but with low jitter, reshaped by a narrow band pass filter, to generate the expected sine output. Here, the trade-off is towards simpler electronics (no memory table) with a slightly more sophisticated analog filter.\",\"PeriodicalId\":268119,\"journal\":{\"name\":\"2014 Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS (DTIP)\",\"volume\":\"57 3\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-04-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS (DTIP)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DTIP.2014.7056692\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS (DTIP)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DTIP.2014.7056692","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Direct digital synthesiser (DDS) design parameters optimisation for vibrating MEMS sensors: Optimisation of phase accumulator, Look-Up Table (LUT) and Digital to Analog Converter (DAC) sizes
Onera has been developing quartz based MEMS inertial sensors for long, including for some years the associated digital electronics. Direct Digital Synthesis (DDS) and computerised control loops have been introduced as a replacement for self-sustained oscillators and analog PLL. However, the design parameters of digital synthesisers (word length of phase accumulator, size of Look Up Table, number of bits of DAC) affect the excitation signal spectrum driving the sensors. Spurious noise induced by those parameters can alter the sensors performances, especially in our cases of highly resonant vibrating structures (Q > 100000): spurs close to the resonant frequency tend to lower the quality factor. This paper exposes a review of this spurious noise and an approach for optimising the DDS design parameters. In addition, alternate DDS structures are also investigated and compared to the classical phase accumulator / look up table / D-A converter structure. In one case, the DAC is only one bit wide, and the sine shape is obtained through large oversampling and low-pass filtering (Σ/Δ technique). In space designs, the ability to skip the DAC and remain fully digital inside a FPGA is a trade-off to be considered. In an other case, the output is only a square but with low jitter, reshaped by a narrow band pass filter, to generate the expected sine output. Here, the trade-off is towards simpler electronics (no memory table) with a slightly more sophisticated analog filter.