一个集成的CAD系统，用于特定算法的IC设计

[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track Pub Date : 1989-01-03 DOI:10.1109/HICSS.1989.47146

C. Shung, R. Jain, K. Rimey, Edward Wang, M. Srivastava, B. Richards, E. Lettang, S. K. Azim, L. Thon, P. Hilfinger, J. Rabaey, R. Brodersen

{"title":"一个集成的CAD系统，用于特定算法的IC设计","authors":"C. Shung, R. Jain, K. Rimey, Edward Wang, M. Srivastava, B. Richards, E. Lettang, S. K. Azim, L. Thon, P. Hilfinger, J. Rabaey, R. Brodersen","doi":"10.1109/HICSS.1989.47146","DOIUrl":null,"url":null,"abstract":"Lager, an integrated CAD (computer-aided design) system for algorithm-specific IC design, is described. It consists of a behavioral mapper and a silicon assembler. To generate a chip from a behavioral description, the user specifies both the behavioral description and a parameterized structural description. The behavior is mapped onto the parameterized structure to produce microcode and parameter values. The silicon assembler then translates the fill-out structural description into a physical layout. A number of algorithm-specific ICs designed with Lager have been fabricated and tested. A robot-control chip is described.<<ETX>>","PeriodicalId":300182,"journal":{"name":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","volume":"58 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"115","resultStr":"{\"title\":\"An integrated CAD system for algorithm-specific IC design\",\"authors\":\"C. Shung, R. Jain, K. Rimey, Edward Wang, M. Srivastava, B. Richards, E. Lettang, S. K. Azim, L. Thon, P. Hilfinger, J. Rabaey, R. Brodersen\",\"doi\":\"10.1109/HICSS.1989.47146\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Lager, an integrated CAD (computer-aided design) system for algorithm-specific IC design, is described. It consists of a behavioral mapper and a silicon assembler. To generate a chip from a behavioral description, the user specifies both the behavioral description and a parameterized structural description. The behavior is mapped onto the parameterized structure to produce microcode and parameter values. The silicon assembler then translates the fill-out structural description into a physical layout. A number of algorithm-specific ICs designed with Lager have been fabricated and tested. A robot-control chip is described.<<ETX>>\",\"PeriodicalId\":300182,\"journal\":{\"name\":\"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track\",\"volume\":\"58 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-01-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"115\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/HICSS.1989.47146\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HICSS.1989.47146","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 115

摘要

Lager是一种集成的CAD(计算机辅助设计)系统，用于特定算法的集成电路设计。它由一个行为映射器和一个硅汇编器组成。为了从行为描述生成芯片，用户指定行为描述和参数化结构描述。将行为映射到参数化结构上，生成微码和参数值。然后，硅组装器将填好的结构描述转换为物理布局。许多使用Lager设计的特定算法集成电路已被制造和测试。介绍了一种机器人控制芯片

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

An integrated CAD system for algorithm-specific IC design

Lager, an integrated CAD (computer-aided design) system for algorithm-specific IC design, is described. It consists of a behavioral mapper and a silicon assembler. To generate a chip from a behavioral description, the user specifies both the behavioral description and a parameterized structural description. The behavior is mapped onto the parameterized structure to produce microcode and parameter values. The silicon assembler then translates the fill-out structural description into a physical layout. A number of algorithm-specific ICs designed with Lager have been fabricated and tested. A robot-control chip is described.<>

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track

自引率

0.00%

发文量

期刊最新文献

Instruction set architecture of an efficient pipelined dataflow architecture An integrated CAD system for algorithm-specific IC design A massive memory supercomputer Extended ASLM-a reconfigurable database machine NS32532: case study in general-purpose microprocessor design tradeoffs