在Vds = -1 V下具有高性能的CVD单层钨基PMOS晶体管

Xin Wang, Yanqing Wu
{"title":"在Vds = -1 V下具有高性能的CVD单层钨基PMOS晶体管","authors":"Xin Wang, Yanqing Wu","doi":"10.1109/ICTA56932.2022.9963068","DOIUrl":null,"url":null,"abstract":"Two-dimensional (2D) semiconducting materials channels enable ultimate scaling of transistors and will help Moore's Law Scaling for decades. In this paper, we reported p-type WSe2transistors using monolayer (¬0.85 nm) channels by molten-salt-assisted chemical vapor deposition. The transfer-free back-gate devices fabricated based on 100 nm SiO2/Si substrate exhibit highest on current at Vds= -1 V among transistors of monolayer p-WSe2, and a high on/off ratio up to 108.","PeriodicalId":325602,"journal":{"name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-10-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"CVD Monolayer tungsten-based PMOS Transistor with high performance at Vds = -1 V\",\"authors\":\"Xin Wang, Yanqing Wu\",\"doi\":\"10.1109/ICTA56932.2022.9963068\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Two-dimensional (2D) semiconducting materials channels enable ultimate scaling of transistors and will help Moore's Law Scaling for decades. In this paper, we reported p-type WSe2transistors using monolayer (¬0.85 nm) channels by molten-salt-assisted chemical vapor deposition. The transfer-free back-gate devices fabricated based on 100 nm SiO2/Si substrate exhibit highest on current at Vds= -1 V among transistors of monolayer p-WSe2, and a high on/off ratio up to 108.\",\"PeriodicalId\":325602,\"journal\":{\"name\":\"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)\",\"volume\":\"17 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-10-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICTA56932.2022.9963068\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICTA56932.2022.9963068","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

二维(2D)半导体材料通道能够实现晶体管的最终缩放,并将在几十年内帮助摩尔定律缩放。在本文中,我们报道了用熔盐辅助化学气相沉积的方法,使用单层(- 0.85 nm)通道制备p型wse2晶体管。在单层p-WSe2晶体管中,基于100 nm SiO2/Si衬底制备的无转移后门器件在Vds= -1 V处具有最高的导通电流,且导通比高达108。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
CVD Monolayer tungsten-based PMOS Transistor with high performance at Vds = -1 V
Two-dimensional (2D) semiconducting materials channels enable ultimate scaling of transistors and will help Moore's Law Scaling for decades. In this paper, we reported p-type WSe2transistors using monolayer (¬0.85 nm) channels by molten-salt-assisted chemical vapor deposition. The transfer-free back-gate devices fabricated based on 100 nm SiO2/Si substrate exhibit highest on current at Vds= -1 V among transistors of monolayer p-WSe2, and a high on/off ratio up to 108.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 4.2-to-5.6 GHz Transformer-Based PMOS-only Stacked-gm VCO in 28-nm CMOS A 0.58-pJ/bit 56-Gb/s PAM-4 Optical Receiver Frontend with an Envelope Tracker for Co-Packaged Optics in 40-nm CMOS CVD Monolayer tungsten-based PMOS Transistor with high performance at Vds = -1 V A 1000 fps Spiking Neural Network Tracking Algorithm for On-Chip Processing of Dynamic Vision Sensor Data Hardware Based RISC-V Instruction Set Randomization
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1