N. Mizukoshi, R. Fan, H. Suzuki, Y. Tomimitsu, N. Sato, H. Ishida, M. Ichihara, K. Kirino, M. Tawada, H. Nagano, M. Shinohara
{"title":"用于1.2 Gbps共享缓冲ATM交换机的单芯片控制器","authors":"N. Mizukoshi, R. Fan, H. Suzuki, Y. Tomimitsu, N. Sato, H. Ishida, M. Ichihara, K. Kirino, M. Tawada, H. Nagano, M. Shinohara","doi":"10.1109/CICC.1997.606664","DOIUrl":null,"url":null,"abstract":"A single chip controller for the shared buffer ATM switch with 1.2 Gbps switching capacity has been developed for the first time. Using external standard SRAMs enables low cost implementation of cell buffers, header translation tables and control memories. The chip can support various line interface speeds with standard UTOPIA level 2. High throughput multicast switching capability is achieved by novel buffer control scheme, \"re-queuing\". The chip also supports multiple service classes standardized by the ATM forum. The performance of the developed chip is also evaluated.","PeriodicalId":111737,"journal":{"name":"Proceedings of CICC 97 - Custom Integrated Circuits Conference","volume":"170 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-05-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A single-chip controller for 1.2 Gbps shared buffer ATM switches\",\"authors\":\"N. Mizukoshi, R. Fan, H. Suzuki, Y. Tomimitsu, N. Sato, H. Ishida, M. Ichihara, K. Kirino, M. Tawada, H. Nagano, M. Shinohara\",\"doi\":\"10.1109/CICC.1997.606664\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A single chip controller for the shared buffer ATM switch with 1.2 Gbps switching capacity has been developed for the first time. Using external standard SRAMs enables low cost implementation of cell buffers, header translation tables and control memories. The chip can support various line interface speeds with standard UTOPIA level 2. High throughput multicast switching capability is achieved by novel buffer control scheme, \\\"re-queuing\\\". The chip also supports multiple service classes standardized by the ATM forum. The performance of the developed chip is also evaluated.\",\"PeriodicalId\":111737,\"journal\":{\"name\":\"Proceedings of CICC 97 - Custom Integrated Circuits Conference\",\"volume\":\"170 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-05-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of CICC 97 - Custom Integrated Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.1997.606664\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of CICC 97 - Custom Integrated Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.1997.606664","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A single-chip controller for 1.2 Gbps shared buffer ATM switches
A single chip controller for the shared buffer ATM switch with 1.2 Gbps switching capacity has been developed for the first time. Using external standard SRAMs enables low cost implementation of cell buffers, header translation tables and control memories. The chip can support various line interface speeds with standard UTOPIA level 2. High throughput multicast switching capability is achieved by novel buffer control scheme, "re-queuing". The chip also supports multiple service classes standardized by the ATM forum. The performance of the developed chip is also evaluated.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
