A new model to uniformly represent the function and timing of MOS circuits and its application to VHDL simulation

In this paper a new formal model is presented which allows the uniform representation of the discrete functional and timing behavior of arbitrary MOS transistor circuits. Algorithms are presented to automatically extract the model from transistor netlists and to transform it into VHDL simulation descriptions. The accuracy of the VHDL simulation is sufficient for a detailed functional and timing analysis of digital circuits, although the runtime is considerably reduced. The model is well suited for formal verification approaches since it is based on formalized timed transition systems.<>