利用电磁模拟器对三维封装进行建模

I. Kelander, A. Arslan, L. Hyvonen, S. Kangasmaa
{"title":"利用电磁模拟器对三维封装进行建模","authors":"I. Kelander, A. Arslan, L. Hyvonen, S. Kangasmaa","doi":"10.1109/SPI.2004.1409046","DOIUrl":null,"url":null,"abstract":"This paper discusses the modeling of 3D electronic packages. A 3D model of a stacked die package solution is built and analyzed in a 3D electromagnetic (EM) simulation tool, and a lumped element RLC equivalent model is extracted. The challenges and possibilities of EM simulation are discussed. The parasitic components of the package are studied by analyzing the 3D model by parts. Strategies in specifying a Spice net list of the package model and its feasibility in circuit simulations are considered.","PeriodicalId":119776,"journal":{"name":"Proceedings. 8th IEEE Workshop on Signal Propagation on Interconnects","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2004-05-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Modeling of 3D packages using EM simulators\",\"authors\":\"I. Kelander, A. Arslan, L. Hyvonen, S. Kangasmaa\",\"doi\":\"10.1109/SPI.2004.1409046\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper discusses the modeling of 3D electronic packages. A 3D model of a stacked die package solution is built and analyzed in a 3D electromagnetic (EM) simulation tool, and a lumped element RLC equivalent model is extracted. The challenges and possibilities of EM simulation are discussed. The parasitic components of the package are studied by analyzing the 3D model by parts. Strategies in specifying a Spice net list of the package model and its feasibility in circuit simulations are considered.\",\"PeriodicalId\":119776,\"journal\":{\"name\":\"Proceedings. 8th IEEE Workshop on Signal Propagation on Interconnects\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-05-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings. 8th IEEE Workshop on Signal Propagation on Interconnects\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SPI.2004.1409046\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. 8th IEEE Workshop on Signal Propagation on Interconnects","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPI.2004.1409046","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

本文讨论了三维电子封装的建模问题。在三维电磁仿真工具中建立了叠片封装方案的三维模型并进行了分析,提取了集总元RLC等效模型。讨论了电磁仿真的挑战和可能性。通过对零件的三维模型分析,对封装的寄生部件进行了研究。考虑了封装模型Spice网络列表的确定策略及其在电路仿真中的可行性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Modeling of 3D packages using EM simulators
This paper discusses the modeling of 3D electronic packages. A 3D model of a stacked die package solution is built and analyzed in a 3D electromagnetic (EM) simulation tool, and a lumped element RLC equivalent model is extracted. The challenges and possibilities of EM simulation are discussed. The parasitic components of the package are studied by analyzing the 3D model by parts. Strategies in specifying a Spice net list of the package model and its feasibility in circuit simulations are considered.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Presentation of a new time domain simulation tool and application to the analysis of advanced interconnect performance dependence on design and process parameters Sensitivity analysis of generic on-chip /spl Delta/I-noise simulation methodology A frequency domain approach for efficient model reduction of mixed VLSI circuits Non-uniform grid (NG) algorithm for fast capacitance extraction Dampening high frequency noise in high performance microprocessor packaging
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1