可重构应用的FPGA参数化ECT处理

E. Castillo, D. Morales, A. Martínez-Olmos, D. Alvarez, L. Parrilla, A. Palma, F. Navello
{"title":"可重构应用的FPGA参数化ECT处理","authors":"E. Castillo, D. Morales, A. Martínez-Olmos, D. Alvarez, L. Parrilla, A. Palma, F. Navello","doi":"10.1109/DCIS.2015.7388591","DOIUrl":null,"url":null,"abstract":"A FPGA dedicated processor for the digital processing of the acquired signal in electrical capacitance tomography systems is presented. The objective of this IP core is to generate an adaptable and portable prototype which is meant to work with the acquisition electronics, i.e., this whole system offers an instrument suitable to be easily transported and applied to different ECT sensors and scenarios with no need of hardware redesign. A previous developed prototype of the acquisition electronics based on a Programmable System on Chip (PSoC) has been used for the readings of the inter-electrode capacitance values. The measurements are sent through a serial communication to an FPGA, where the permittivity distribution is reconstructed using a VHDL design.","PeriodicalId":191482,"journal":{"name":"2015 Conference on Design of Circuits and Integrated Systems (DCIS)","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Parametrized ECT processing over FPGA for a reconfigurable application\",\"authors\":\"E. Castillo, D. Morales, A. Martínez-Olmos, D. Alvarez, L. Parrilla, A. Palma, F. Navello\",\"doi\":\"10.1109/DCIS.2015.7388591\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A FPGA dedicated processor for the digital processing of the acquired signal in electrical capacitance tomography systems is presented. The objective of this IP core is to generate an adaptable and portable prototype which is meant to work with the acquisition electronics, i.e., this whole system offers an instrument suitable to be easily transported and applied to different ECT sensors and scenarios with no need of hardware redesign. A previous developed prototype of the acquisition electronics based on a Programmable System on Chip (PSoC) has been used for the readings of the inter-electrode capacitance values. The measurements are sent through a serial communication to an FPGA, where the permittivity distribution is reconstructed using a VHDL design.\",\"PeriodicalId\":191482,\"journal\":{\"name\":\"2015 Conference on Design of Circuits and Integrated Systems (DCIS)\",\"volume\":\"6 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 Conference on Design of Circuits and Integrated Systems (DCIS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DCIS.2015.7388591\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 Conference on Design of Circuits and Integrated Systems (DCIS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DCIS.2015.7388591","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

介绍了一种用于电容层析成像系统采集信号数字处理的FPGA专用处理器。该IP核的目标是生成一个适应性强的便携式原型,该原型旨在与采集电子设备一起工作,也就是说,整个系统提供了一个适合于易于运输和应用于不同ECT传感器和场景的仪器,而无需重新设计硬件。先前开发的基于可编程芯片系统(PSoC)的采集电子产品原型已用于电极间电容值的读数。测量结果通过串行通信发送到FPGA,其中使用VHDL设计重建介电常数分布。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Parametrized ECT processing over FPGA for a reconfigurable application
A FPGA dedicated processor for the digital processing of the acquired signal in electrical capacitance tomography systems is presented. The objective of this IP core is to generate an adaptable and portable prototype which is meant to work with the acquisition electronics, i.e., this whole system offers an instrument suitable to be easily transported and applied to different ECT sensors and scenarios with no need of hardware redesign. A previous developed prototype of the acquisition electronics based on a Programmable System on Chip (PSoC) has been used for the readings of the inter-electrode capacitance values. The measurements are sent through a serial communication to an FPGA, where the permittivity distribution is reconstructed using a VHDL design.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
High dynamic range readout architecture for SPAD array Design of a fully asynchronous image sensor reading system Embedding Fault List Compression techniques in a design automation framework for analog and Mixed-Signal structural testing Parametrized ECT processing over FPGA for a reconfigurable application Digital pseudorandom uniform noise generators for ADC histogram test
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1