绩效驱动的建设性安置

I. Lin, D. Du
{"title":"绩效驱动的建设性安置","authors":"I. Lin, D. Du","doi":"10.1109/DAC.1990.114837","DOIUrl":null,"url":null,"abstract":"A new approach to performance-driven placement based on a window concept is presented. Timing constraints are first converted to geometric shapes using the defined windows. A window represents a region in which all the modules along a given path can be placed without degrading the circuit performance. Then a constructive placement process uses the window information to select an unplaced module, and to find all appropriate position for the module. This approach represents a unified way to consider both timing and geometric constraints during the VLSI placement process. The experimental results show that improvement of circuit performance can be achieved by sufficient use of the window information.<<ETX>>","PeriodicalId":118552,"journal":{"name":"27th ACM/IEEE Design Automation Conference","volume":"98 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"42","resultStr":"{\"title\":\"Performance-driven constructive placement\",\"authors\":\"I. Lin, D. Du\",\"doi\":\"10.1109/DAC.1990.114837\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A new approach to performance-driven placement based on a window concept is presented. Timing constraints are first converted to geometric shapes using the defined windows. A window represents a region in which all the modules along a given path can be placed without degrading the circuit performance. Then a constructive placement process uses the window information to select an unplaced module, and to find all appropriate position for the module. This approach represents a unified way to consider both timing and geometric constraints during the VLSI placement process. The experimental results show that improvement of circuit performance can be achieved by sufficient use of the window information.<<ETX>>\",\"PeriodicalId\":118552,\"journal\":{\"name\":\"27th ACM/IEEE Design Automation Conference\",\"volume\":\"98 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-06-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"42\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"27th ACM/IEEE Design Automation Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DAC.1990.114837\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"27th ACM/IEEE Design Automation Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DAC.1990.114837","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 42

摘要

提出了一种基于窗口概念的性能驱动布局新方法。首先使用定义的窗口将时间约束转换为几何形状。窗口表示沿给定路径放置所有模块而不会降低电路性能的区域。然后利用窗口信息选择未放置的模块,并为模块找到所有合适的位置。这种方法代表了在超大规模集成电路放置过程中考虑时间和几何约束的统一方法。实验结果表明,充分利用窗口信息可以提高电路的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Performance-driven constructive placement
A new approach to performance-driven placement based on a window concept is presented. Timing constraints are first converted to geometric shapes using the defined windows. A window represents a region in which all the modules along a given path can be placed without degrading the circuit performance. Then a constructive placement process uses the window information to select an unplaced module, and to find all appropriate position for the module. This approach represents a unified way to consider both timing and geometric constraints during the VLSI placement process. The experimental results show that improvement of circuit performance can be achieved by sufficient use of the window information.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Design management based on design traces A transistor reordering technique for gate matrix layout An optimal algorithm for floorplan area optimization A heuristic algorithm for the fanout problem Coded time-symbolic simulation using shared binary decision diagram
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1