J. Podivínský, Ondrej Cekan, Martin Krcma, Radek Burget, Tomás Hruska, Z. Kotásek
{"title":"选定应用程序的处理器优化框架","authors":"J. Podivínský, Ondrej Cekan, Martin Krcma, Radek Burget, Tomás Hruska, Z. Kotásek","doi":"10.1109/EWDTS.2018.8524733","DOIUrl":null,"url":null,"abstract":"A processor plays the main role in almost every electronic system. The use of a general purpose processor may not be suitable for a specific application, because the processor is designed for a wide set of applications. The Application-Specific Instruction-set Processors (ASIPs) are today applied in specific cases, where a single application or a certain group of applications is performed. This paper focuses on automatic optimization of an ASIP for a given application through checking the possible configurations of its key parameters (such as the number of registers, cache sizes, instruction set modifications, etc.). The paper also presents a designed framework which is able to optimize the given application in terms of speed, area or power consumption. The framework allows to use various optimization methods. For the processor modeling and evaluation, the Codasip Studio tool is used. It allows to generate all the tools necessary for compilation, simulation, and hardware mapping which are used in the process of the ASIP design. The experiments are carried out on a RISC- V (Reduced Instruction Set Computing) processor.","PeriodicalId":127240,"journal":{"name":"2018 IEEE East-West Design & Test Symposium (EWDTS)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A Processor Optimization Framework for a Selected Application\",\"authors\":\"J. Podivínský, Ondrej Cekan, Martin Krcma, Radek Burget, Tomás Hruska, Z. Kotásek\",\"doi\":\"10.1109/EWDTS.2018.8524733\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A processor plays the main role in almost every electronic system. The use of a general purpose processor may not be suitable for a specific application, because the processor is designed for a wide set of applications. The Application-Specific Instruction-set Processors (ASIPs) are today applied in specific cases, where a single application or a certain group of applications is performed. This paper focuses on automatic optimization of an ASIP for a given application through checking the possible configurations of its key parameters (such as the number of registers, cache sizes, instruction set modifications, etc.). The paper also presents a designed framework which is able to optimize the given application in terms of speed, area or power consumption. The framework allows to use various optimization methods. For the processor modeling and evaluation, the Codasip Studio tool is used. It allows to generate all the tools necessary for compilation, simulation, and hardware mapping which are used in the process of the ASIP design. The experiments are carried out on a RISC- V (Reduced Instruction Set Computing) processor.\",\"PeriodicalId\":127240,\"journal\":{\"name\":\"2018 IEEE East-West Design & Test Symposium (EWDTS)\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE East-West Design & Test Symposium (EWDTS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EWDTS.2018.8524733\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE East-West Design & Test Symposium (EWDTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EWDTS.2018.8524733","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
摘要
处理器几乎在每一个电子系统中都起着主要作用。通用处理器的使用可能不适合特定的应用程序,因为处理器是为广泛的应用程序设计的。应用程序专用指令集处理器(application - specific Instruction-set Processors, asip)目前应用于特定的情况,即执行单个应用程序或特定的一组应用程序。本文的重点是通过检查其关键参数(如寄存器数量、缓存大小、指令集修改等)的可能配置,对给定应用程序的ASIP进行自动优化。本文还提出了一个设计框架,能够在速度,面积或功耗方面优化给定的应用。该框架允许使用各种优化方法。对于处理器建模和评估,使用Codasip Studio工具。它允许生成在ASIP设计过程中使用的编译、仿真和硬件映射所需的所有工具。实验在RISC- V(精简指令集计算)处理器上进行。
A Processor Optimization Framework for a Selected Application
A processor plays the main role in almost every electronic system. The use of a general purpose processor may not be suitable for a specific application, because the processor is designed for a wide set of applications. The Application-Specific Instruction-set Processors (ASIPs) are today applied in specific cases, where a single application or a certain group of applications is performed. This paper focuses on automatic optimization of an ASIP for a given application through checking the possible configurations of its key parameters (such as the number of registers, cache sizes, instruction set modifications, etc.). The paper also presents a designed framework which is able to optimize the given application in terms of speed, area or power consumption. The framework allows to use various optimization methods. For the processor modeling and evaluation, the Codasip Studio tool is used. It allows to generate all the tools necessary for compilation, simulation, and hardware mapping which are used in the process of the ASIP design. The experiments are carried out on a RISC- V (Reduced Instruction Set Computing) processor.