一种快速电源完整性验证的结构化Krylov子空间投影框架

A. Carlucci, S. Grivet-Talocia, Scott Mongrain, Siddarth Kulasekaran, K. Radhakrishnan
{"title":"一种快速电源完整性验证的结构化Krylov子空间投影框架","authors":"A. Carlucci, S. Grivet-Talocia, Scott Mongrain, Siddarth Kulasekaran, K. Radhakrishnan","doi":"10.1109/SPI57109.2023.10145566","DOIUrl":null,"url":null,"abstract":"This paper presents a model order reduction approach, specifically designed for the generation of compact and efficient transient simulation models of system-level power distribution networks (PDN) of multicore processor systems. The proposed approach applies a Krylov subspace projection, with a structure that is adapted to a block-coupled state-space description of individual PDN subsystems. The latter include board-package, averaged models of integrated voltage regulators switching circuitry, and individual models of all cores including regulator inductors and capacitors. Numerical results from pro-posed reduced-order models provide major speedup with respect to SPICE with negligible loss of accuracy.","PeriodicalId":281134,"journal":{"name":"2023 IEEE 27th Workshop on Signal and Power Integrity (SPI)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2023-05-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A Structured Krylov Subspace Projection Framework for Fast Power Integrity Verification\",\"authors\":\"A. Carlucci, S. Grivet-Talocia, Scott Mongrain, Siddarth Kulasekaran, K. Radhakrishnan\",\"doi\":\"10.1109/SPI57109.2023.10145566\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a model order reduction approach, specifically designed for the generation of compact and efficient transient simulation models of system-level power distribution networks (PDN) of multicore processor systems. The proposed approach applies a Krylov subspace projection, with a structure that is adapted to a block-coupled state-space description of individual PDN subsystems. The latter include board-package, averaged models of integrated voltage regulators switching circuitry, and individual models of all cores including regulator inductors and capacitors. Numerical results from pro-posed reduced-order models provide major speedup with respect to SPICE with negligible loss of accuracy.\",\"PeriodicalId\":281134,\"journal\":{\"name\":\"2023 IEEE 27th Workshop on Signal and Power Integrity (SPI)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2023-05-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2023 IEEE 27th Workshop on Signal and Power Integrity (SPI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SPI57109.2023.10145566\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 IEEE 27th Workshop on Signal and Power Integrity (SPI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPI57109.2023.10145566","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文提出了一种模型降阶方法,专门用于生成多核处理器系统级配电网络(PDN)的紧凑高效的暂态仿真模型。该方法采用Krylov子空间投影,其结构适应于单个PDN子系统的块耦合状态空间描述。后者包括板封装,集成电压调节器开关电路的平均模型,以及包括调节器电感和电容器在内的所有核心的单个模型。所提出的降阶模型的数值结果提供了SPICE的主要加速,而精度损失可以忽略不计。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A Structured Krylov Subspace Projection Framework for Fast Power Integrity Verification
This paper presents a model order reduction approach, specifically designed for the generation of compact and efficient transient simulation models of system-level power distribution networks (PDN) of multicore processor systems. The proposed approach applies a Krylov subspace projection, with a structure that is adapted to a block-coupled state-space description of individual PDN subsystems. The latter include board-package, averaged models of integrated voltage regulators switching circuitry, and individual models of all cores including regulator inductors and capacitors. Numerical results from pro-posed reduced-order models provide major speedup with respect to SPICE with negligible loss of accuracy.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Bandwidth Limits of Connector Wipe Stub for Reliable 224 Gbps Signaling Variability-Aware Modeling of Supply Induced Jitter in CMOS Inverters A Structured Krylov Subspace Projection Framework for Fast Power Integrity Verification Signal Integrity Analysis of Coupled Thin-Film Microstrip Lines (TFMSLs) Routing Length Impact on Differential Via Crosstalk Cancellation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1