无减法AMI与传统AMI的比较

2006 IEEE Design and Diagnostics of Electronic Circuits and systems Pub Date : 2006-04-18 DOI:10.1109/DDECS.2006.1649585

J. Bucek, R. Lórencz

{"title":"无减法AMI与传统AMI的比较","authors":"J. Bucek, R. Lórencz","doi":"10.1109/DDECS.2006.1649585","DOIUrl":null,"url":null,"abstract":"This paper presents FPGA implementations of traditional almost Montgomery inverse and subtraction-free almost Montgomery inverse and compares their space and time properties. The subtraction-free algorithm with its hardware architecture overcomes the disadvantages of currently known methods (e.g. Gutub, et al., 2002). The \">\" or \"<\" tests that require either extra clock cycles or extra chip area are completely eliminated","PeriodicalId":158707,"journal":{"name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","volume":"39 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-04-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Comparing Subtraction-Free and Traditional AMI\",\"authors\":\"J. Bucek, R. Lórencz\",\"doi\":\"10.1109/DDECS.2006.1649585\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents FPGA implementations of traditional almost Montgomery inverse and subtraction-free almost Montgomery inverse and compares their space and time properties. The subtraction-free algorithm with its hardware architecture overcomes the disadvantages of currently known methods (e.g. Gutub, et al., 2002). The \\\">\\\" or \\\"<\\\" tests that require either extra clock cycles or extra chip area are completely eliminated\",\"PeriodicalId\":158707,\"journal\":{\"name\":\"2006 IEEE Design and Diagnostics of Electronic Circuits and systems\",\"volume\":\"39 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-04-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 IEEE Design and Diagnostics of Electronic Circuits and systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DDECS.2006.1649585\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DDECS.2006.1649585","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 5

摘要

本文介绍了传统的几乎蒙哥马利逆和无减法的几乎蒙哥马利逆的FPGA实现，并比较了它们的空间和时间特性。无减法算法的硬件架构克服了目前已知方法的缺点(例如Gutub等，2002)。完全消除了需要额外时钟周期或额外芯片面积的“>”或“<”测试

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Comparing Subtraction-Free and Traditional AMI

This paper presents FPGA implementations of traditional almost Montgomery inverse and subtraction-free almost Montgomery inverse and compares their space and time properties. The subtraction-free algorithm with its hardware architecture overcomes the disadvantages of currently known methods (e.g. Gutub, et al., 2002). The ">" or "<" tests that require either extra clock cycles or extra chip area are completely eliminated

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2006 IEEE Design and Diagnostics of Electronic Circuits and systems

自引率

0.00%

发文量

期刊最新文献

Sensor powering with integrated MOS compatible solar cell array Run-Time Debugging and Monitoring of FPGA Circuits Using Embedded Microprocessor On the Use of Information Redundancy When Designing Secure Chips Low-Cost Concurrent Error Detection for FSMs Implemented Using Embedded Memory Blocks of FPGAs FPGA-based fault simulator