设计高效细粒度信号处理器的快速周转系统

J. Beekman, R. Owens, M. J. Irwin
{"title":"设计高效细粒度信号处理器的快速周转系统","authors":"J. Beekman, R. Owens, M. J. Irwin","doi":"10.1109/HICSS.1989.47148","DOIUrl":null,"url":null,"abstract":"A CAD (computer-aided design tool set) designed for rapid prototyping of a specific class of high-performance signal processing architectures is presented. Efficient implementation of these architectures results in systems that are very fast (<35-ns clock cycle) and can be very small in size (<500 lambda by 500 lambda ). The system is composed of five software tools that have been designed to work together. The designer inputs an algorithmic description of the application architecture, and the design system outputs the layouts of the chip set for the application architecture. While many of these tools require a large amount of run time, they allow efficient automatic production of chip sets for applications that before could only be done by hand and therefore were virtually intractable problems.<<ETX>>","PeriodicalId":300182,"journal":{"name":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","volume":"67 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A rapid turn-around system for designing efficient fine grained signal processors\",\"authors\":\"J. Beekman, R. Owens, M. J. Irwin\",\"doi\":\"10.1109/HICSS.1989.47148\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A CAD (computer-aided design tool set) designed for rapid prototyping of a specific class of high-performance signal processing architectures is presented. Efficient implementation of these architectures results in systems that are very fast (<35-ns clock cycle) and can be very small in size (<500 lambda by 500 lambda ). The system is composed of five software tools that have been designed to work together. The designer inputs an algorithmic description of the application architecture, and the design system outputs the layouts of the chip set for the application architecture. While many of these tools require a large amount of run time, they allow efficient automatic production of chip sets for applications that before could only be done by hand and therefore were virtually intractable problems.<<ETX>>\",\"PeriodicalId\":300182,\"journal\":{\"name\":\"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track\",\"volume\":\"67 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-01-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/HICSS.1989.47148\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HICSS.1989.47148","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

提出了一种计算机辅助设计工具集,用于对一类高性能信号处理体系结构进行快速原型设计。这些架构的有效实现导致系统非常快(>
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A rapid turn-around system for designing efficient fine grained signal processors
A CAD (computer-aided design tool set) designed for rapid prototyping of a specific class of high-performance signal processing architectures is presented. Efficient implementation of these architectures results in systems that are very fast (<35-ns clock cycle) and can be very small in size (<500 lambda by 500 lambda ). The system is composed of five software tools that have been designed to work together. The designer inputs an algorithmic description of the application architecture, and the design system outputs the layouts of the chip set for the application architecture. While many of these tools require a large amount of run time, they allow efficient automatic production of chip sets for applications that before could only be done by hand and therefore were virtually intractable problems.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Instruction set architecture of an efficient pipelined dataflow architecture An integrated CAD system for algorithm-specific IC design A massive memory supercomputer Extended ASLM-a reconfigurable database machine NS32532: case study in general-purpose microprocessor design tradeoffs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1