一种动态电压缩放控制器,可在全范围负载条件下实现最大的节能

Guowen Wei, O. Trescases, W. Ng
{"title":"一种动态电压缩放控制器,可在全范围负载条件下实现最大的节能","authors":"Guowen Wei, O. Trescases, W. Ng","doi":"10.1109/EDSSC.2005.1635284","DOIUrl":null,"url":null,"abstract":"For devices operating mainly in the standby or low power mode, energy saving from dynamic voltage scaling (DVS) is limited due to very poor efficiency of the PWM DC/DC converter operating at light load conditions, resulting in shorter than expected battery life. This paper first presents the design of a DVS controller - realized on a Xilinx CoolRunner 2 CPLD - having a 25μs worst case transient response and 15 mV average Vddstep size across an 1.30-1.90 V range. Next a scheme is proposed in which the DVS controller automatically selects between the PFM and PWM mode DC/DC conversion to realize maximum power saving across full range of load conditions.","PeriodicalId":429314,"journal":{"name":"2005 IEEE Conference on Electron Devices and Solid-State Circuits","volume":"400 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-12-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"A Dynamic Voltage Scaling Controller for Maximum Energy Saving Across Full Range of Load Conditions\",\"authors\":\"Guowen Wei, O. Trescases, W. Ng\",\"doi\":\"10.1109/EDSSC.2005.1635284\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"For devices operating mainly in the standby or low power mode, energy saving from dynamic voltage scaling (DVS) is limited due to very poor efficiency of the PWM DC/DC converter operating at light load conditions, resulting in shorter than expected battery life. This paper first presents the design of a DVS controller - realized on a Xilinx CoolRunner 2 CPLD - having a 25μs worst case transient response and 15 mV average Vddstep size across an 1.30-1.90 V range. Next a scheme is proposed in which the DVS controller automatically selects between the PFM and PWM mode DC/DC conversion to realize maximum power saving across full range of load conditions.\",\"PeriodicalId\":429314,\"journal\":{\"name\":\"2005 IEEE Conference on Electron Devices and Solid-State Circuits\",\"volume\":\"400 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-12-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2005 IEEE Conference on Electron Devices and Solid-State Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDSSC.2005.1635284\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 IEEE Conference on Electron Devices and Solid-State Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2005.1635284","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

对于主要工作在待机或低功耗模式的设备,由于PWM DC/DC变换器在轻负载状态下的效率非常低,导致动态电压缩放(DVS)节能有限,导致电池寿命低于预期。本文首先介绍了在赛灵思CoolRunner 2 CPLD上实现的分布式交换机控制器的设计,该控制器在1.30-1.90 V范围内具有25μs的最坏情况瞬态响应和15 mV的平均vdd步长。其次,提出了一种分布式交换机控制器在PFM模式和PWM模式之间自动选择DC/DC转换的方案,以实现全范围负载条件下的最大省电。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A Dynamic Voltage Scaling Controller for Maximum Energy Saving Across Full Range of Load Conditions
For devices operating mainly in the standby or low power mode, energy saving from dynamic voltage scaling (DVS) is limited due to very poor efficiency of the PWM DC/DC converter operating at light load conditions, resulting in shorter than expected battery life. This paper first presents the design of a DVS controller - realized on a Xilinx CoolRunner 2 CPLD - having a 25μs worst case transient response and 15 mV average Vddstep size across an 1.30-1.90 V range. Next a scheme is proposed in which the DVS controller automatically selects between the PFM and PWM mode DC/DC conversion to realize maximum power saving across full range of load conditions.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Low-voltage embedded RAMs in the nanometer era Design of a Fully Differential Gain-Boosted Folded-Cascode Op Amp with Settling Performance Optimization Technology Platform Based On Comprehensive Device Modeling For RF SoC Design A Simple Model for Channel Noise of Deep Submicron MOSFETs A Low Power CMOS Full-Band UWB Power Amplifier Using Wideband RLC Matching Method
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1