精确的自由运行周期合成器(FRPS),具有过程和温度补偿

B. Pontikakis, F. Boyer, Y. Savaria, H. Bui
{"title":"精确的自由运行周期合成器(FRPS),具有过程和温度补偿","authors":"B. Pontikakis, F. Boyer, Y. Savaria, H. Bui","doi":"10.1109/MWSCAS.2007.4488754","DOIUrl":null,"url":null,"abstract":"This paper proposes an all-digital, automated, clock generator based on a free-running oscillator that can generate arbitrarily precise frequencies. The entire system can be implemented using standard cells and even has a compensation system to mitigate the effects of environmental variations on frequency. The design is implemented in VHDL and synthesized using Artisan standard-cells in TSMC's 180 nm CMOS technology. Post-layout timing analysis shows that the proposed free-running period synthesizer (FPRS) can operate at a frequency of up to 175 MHz. The architecture was also validated with an implementation on a Xilinx's Spartan 3 FPGA that works at 80 MHz. In both implementations, the worst case peak to peak jitter of the output clock is equal to one period of the free-running oscillator.","PeriodicalId":256061,"journal":{"name":"2007 50th Midwest Symposium on Circuits and Systems","volume":"303 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"Precise free-running period synthesizer (FRPS) with process and temperature compensation\",\"authors\":\"B. Pontikakis, F. Boyer, Y. Savaria, H. Bui\",\"doi\":\"10.1109/MWSCAS.2007.4488754\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes an all-digital, automated, clock generator based on a free-running oscillator that can generate arbitrarily precise frequencies. The entire system can be implemented using standard cells and even has a compensation system to mitigate the effects of environmental variations on frequency. The design is implemented in VHDL and synthesized using Artisan standard-cells in TSMC's 180 nm CMOS technology. Post-layout timing analysis shows that the proposed free-running period synthesizer (FPRS) can operate at a frequency of up to 175 MHz. The architecture was also validated with an implementation on a Xilinx's Spartan 3 FPGA that works at 80 MHz. In both implementations, the worst case peak to peak jitter of the output clock is equal to one period of the free-running oscillator.\",\"PeriodicalId\":256061,\"journal\":{\"name\":\"2007 50th Midwest Symposium on Circuits and Systems\",\"volume\":\"303 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 50th Midwest Symposium on Circuits and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSCAS.2007.4488754\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 50th Midwest Symposium on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2007.4488754","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

摘要

本文提出了一种基于自由运行振荡器的全数字、自动化时钟发生器,可以产生任意精确的频率。整个系统可以使用标准单元来实现,甚至有一个补偿系统来减轻环境变化对频率的影响。该设计是在VHDL中实现的,并在台积电180纳米CMOS技术中使用Artisan标准单元进行合成。布局后时序分析表明,所提出的自由运行周期合成器(FPRS)可以在高达175 MHz的频率下工作。该架构还在Xilinx的Spartan 3 FPGA上进行了验证,工作频率为80 MHz。在这两种实现中,输出时钟的峰值到峰值抖动的最坏情况等于自由运行振荡器的一个周期。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Precise free-running period synthesizer (FRPS) with process and temperature compensation
This paper proposes an all-digital, automated, clock generator based on a free-running oscillator that can generate arbitrarily precise frequencies. The entire system can be implemented using standard cells and even has a compensation system to mitigate the effects of environmental variations on frequency. The design is implemented in VHDL and synthesized using Artisan standard-cells in TSMC's 180 nm CMOS technology. Post-layout timing analysis shows that the proposed free-running period synthesizer (FPRS) can operate at a frequency of up to 175 MHz. The architecture was also validated with an implementation on a Xilinx's Spartan 3 FPGA that works at 80 MHz. In both implementations, the worst case peak to peak jitter of the output clock is equal to one period of the free-running oscillator.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Image coding based on regular cosine-modulated filter banks Low power interference-robust UWB Low Noise Amplifier in 0.18-μm CMOS technology Constraint-based verification of delta-sigma modulators using interval analysis Efficient simulation of jitter tolerance for all-digital data recovery circuits On the theoretical limits of noise-gain-mismatch tradeoff in the design of multi-stage cascaded transistor amplifiers
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1