基于FPGA的CDMA2000 Turbo解码器MSOVA实现

A.M. Ismail, M. Nafie
{"title":"基于FPGA的CDMA2000 Turbo解码器MSOVA实现","authors":"A.M. Ismail, M. Nafie","doi":"10.1109/IWSOC.2006.348268","DOIUrl":null,"url":null,"abstract":"Soft output Viterbi algorithm (SOVA) and max-log-maximum a posteriori (Max-Log-MAP) are used for turbo codes decoding. SOVA is considered a simple way of implementation with higher throughput in comparison to the Max-Log-MAP, while the later is still superior from decoding performance point of view. A modified SOVA (MSOVA) was theoretically proven to be equivalent to Max-Log-MAP. In this paper a HW implementation for CDMA2000 turbo decoder using MSOVA is presented. This implementation is based on the MSOVA, using Xilinx Virtex 2 pro FPGA. The implementation was shown to have higher throughput and lower latency than a commercial decoder","PeriodicalId":134742,"journal":{"name":"2006 6th International Workshop on System on Chip for Real Time Applications","volume":"168 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"FPGA Based Implementation of MSOVA for CDMA2000 Turbo Decoder\",\"authors\":\"A.M. Ismail, M. Nafie\",\"doi\":\"10.1109/IWSOC.2006.348268\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Soft output Viterbi algorithm (SOVA) and max-log-maximum a posteriori (Max-Log-MAP) are used for turbo codes decoding. SOVA is considered a simple way of implementation with higher throughput in comparison to the Max-Log-MAP, while the later is still superior from decoding performance point of view. A modified SOVA (MSOVA) was theoretically proven to be equivalent to Max-Log-MAP. In this paper a HW implementation for CDMA2000 turbo decoder using MSOVA is presented. This implementation is based on the MSOVA, using Xilinx Virtex 2 pro FPGA. The implementation was shown to have higher throughput and lower latency than a commercial decoder\",\"PeriodicalId\":134742,\"journal\":{\"name\":\"2006 6th International Workshop on System on Chip for Real Time Applications\",\"volume\":\"168 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 6th International Workshop on System on Chip for Real Time Applications\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IWSOC.2006.348268\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 6th International Workshop on System on Chip for Real Time Applications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWSOC.2006.348268","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

turbo码译码采用软输出维特比算法(SOVA)和最大对数最大后验算法(Max-Log-MAP)。与Max-Log-MAP相比,SOVA被认为是一种简单的实现方式,具有更高的吞吐量,而后者从解码性能的角度来看仍然优于Max-Log-MAP。从理论上证明了改进的SOVA (MSOVA)等价于Max-Log-MAP。本文介绍了一种基于MSOVA的CDMA2000 turbo译码器的硬件实现。该实现基于MSOVA,使用Xilinx Virtex 2 pro FPGA。与商用解码器相比,该实现具有更高的吞吐量和更低的延迟
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
FPGA Based Implementation of MSOVA for CDMA2000 Turbo Decoder
Soft output Viterbi algorithm (SOVA) and max-log-maximum a posteriori (Max-Log-MAP) are used for turbo codes decoding. SOVA is considered a simple way of implementation with higher throughput in comparison to the Max-Log-MAP, while the later is still superior from decoding performance point of view. A modified SOVA (MSOVA) was theoretically proven to be equivalent to Max-Log-MAP. In this paper a HW implementation for CDMA2000 turbo decoder using MSOVA is presented. This implementation is based on the MSOVA, using Xilinx Virtex 2 pro FPGA. The implementation was shown to have higher throughput and lower latency than a commercial decoder
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
FPGA-Based Low-level CAN Protocol Testing A generic method for fault injection in circuits SoC Design Quality, Cycletime, and Yield Improvement Through DfM A Benchmark Approach for Compilers in Reconfigurable Hardware Fragmentation Aware Placement in Reconfigurable Devices
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1