异质材料栅极pni - dg - tfet在发散温度范围内的电容性分析,以获得优异的射频/微波性能

Rupinder Kaur, Jaya Madan, Rajnish Sharma, R. Pandey, R. Chaujar
{"title":"异质材料栅极pni - dg - tfet在发散温度范围内的电容性分析,以获得优异的射频/微波性能","authors":"Rupinder Kaur, Jaya Madan, Rajnish Sharma, R. Pandey, R. Chaujar","doi":"10.1109/EDKCON.2018.8770491","DOIUrl":null,"url":null,"abstract":"Tunnel FETs overcome the limitations of conventional MOSFETs and offer wide scope for high speed switching analog/RF applications. In most of the research papers, the main focus is to improve the ION current and decrease the ambipolar current in TFETs. However, the parasitic capacitances and ambient temperature also play a crucial role in the performance analysis of the device. Here, in this research work, a Hetero-Material gate, n+ source pocket, dual-gate, TFET (HMG-PNIN-DG-TFET)is proposed for superior switching ratio and its CV analysis is presented for distinct temperature range. The parasitic capacitances have been analyzed with respect to gate and drain biasing for temperature range from 200K to 400K. In addition to it, the influence of temperature variations on transconductance (gm), cut-off frequency (fT)and intrinsic delay (τ)has also been evaluated. Analysis gives a huge prospect to realize efficient analog and RF circuitry with the device proposed (i.e. HMG-PNIN-DG-TFET)in this paper.","PeriodicalId":344143,"journal":{"name":"2018 IEEE Electron Devices Kolkata Conference (EDKCON)","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Capacitive Analysis of Hetero Material Gate PNIN-DG-TFET Over Diverge Temperature Range for Superior RF/Microwave Performance\",\"authors\":\"Rupinder Kaur, Jaya Madan, Rajnish Sharma, R. Pandey, R. Chaujar\",\"doi\":\"10.1109/EDKCON.2018.8770491\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Tunnel FETs overcome the limitations of conventional MOSFETs and offer wide scope for high speed switching analog/RF applications. In most of the research papers, the main focus is to improve the ION current and decrease the ambipolar current in TFETs. However, the parasitic capacitances and ambient temperature also play a crucial role in the performance analysis of the device. Here, in this research work, a Hetero-Material gate, n+ source pocket, dual-gate, TFET (HMG-PNIN-DG-TFET)is proposed for superior switching ratio and its CV analysis is presented for distinct temperature range. The parasitic capacitances have been analyzed with respect to gate and drain biasing for temperature range from 200K to 400K. In addition to it, the influence of temperature variations on transconductance (gm), cut-off frequency (fT)and intrinsic delay (τ)has also been evaluated. Analysis gives a huge prospect to realize efficient analog and RF circuitry with the device proposed (i.e. HMG-PNIN-DG-TFET)in this paper.\",\"PeriodicalId\":344143,\"journal\":{\"name\":\"2018 IEEE Electron Devices Kolkata Conference (EDKCON)\",\"volume\":\"26 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE Electron Devices Kolkata Conference (EDKCON)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDKCON.2018.8770491\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Electron Devices Kolkata Conference (EDKCON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDKCON.2018.8770491","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

隧道场效应管克服了传统mosfet的局限性,为高速开关模拟/射频应用提供了广泛的应用范围。在大多数的研究论文中,主要关注的是如何提高离子电流和降低双极电流。然而,寄生电容和环境温度在器件的性能分析中也起着至关重要的作用。本文提出了一种具有优越开关比的异质材料栅极、n+源口袋、双栅极TFET (hmg - pni - dg -TFET),并对其在不同温度范围内的CV进行了分析。在200K到400K的温度范围内,对寄生电容的栅极和漏极偏置进行了分析。除此之外,还评估了温度变化对跨导(gm)、截止频率(fT)和本征延迟(τ)的影响。分析表明,利用本文提出的器件(即hmg - pni - dg - tfet)实现高效的模拟电路和射频电路具有广阔的前景。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Capacitive Analysis of Hetero Material Gate PNIN-DG-TFET Over Diverge Temperature Range for Superior RF/Microwave Performance
Tunnel FETs overcome the limitations of conventional MOSFETs and offer wide scope for high speed switching analog/RF applications. In most of the research papers, the main focus is to improve the ION current and decrease the ambipolar current in TFETs. However, the parasitic capacitances and ambient temperature also play a crucial role in the performance analysis of the device. Here, in this research work, a Hetero-Material gate, n+ source pocket, dual-gate, TFET (HMG-PNIN-DG-TFET)is proposed for superior switching ratio and its CV analysis is presented for distinct temperature range. The parasitic capacitances have been analyzed with respect to gate and drain biasing for temperature range from 200K to 400K. In addition to it, the influence of temperature variations on transconductance (gm), cut-off frequency (fT)and intrinsic delay (τ)has also been evaluated. Analysis gives a huge prospect to realize efficient analog and RF circuitry with the device proposed (i.e. HMG-PNIN-DG-TFET)in this paper.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Stability Performance Comparison of a MTJ Memory Device Using Low-Dimensional HfO2, A12O3, La2O3 and h-BN as Composite Dielectric Stress Tuning in NanoScale FinFETs at 7nm Modeling Short Channel Behavior of Proposed Work Function Engineered High-k Gate Stack DG MOSFET with Vertical Gaussian Doping Study of Ag Doped SnO2 Film and its Response Towards Aromatic Compounds Present in Tea Stress Analysis in Uniaxially Strained-SiGe Channel FinFETs at 7N Technology Node
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1