用于量子位读出的2.57mW 5.9-8.4GHz低温FinFET LNA

J. Plouchart, Dereje Yilma, John Timmerwilke, S. Chakraborty, K. Tien, A. Valdes-Garcia, D. Friedman
{"title":"用于量子位读出的2.57mW 5.9-8.4GHz低温FinFET LNA","authors":"J. Plouchart, Dereje Yilma, John Timmerwilke, S. Chakraborty, K. Tien, A. Valdes-Garcia, D. Friedman","doi":"10.1109/RFIC54546.2022.9863158","DOIUrl":null,"url":null,"abstract":"A 5.9-8.4GHz LNA intended for use at cryogenic temperatures was implemented in a 14nm FinFET CMOS technology. At 4.1 K, peak LNA gain of 13.4dB is measured at 7.1GHz, with a 3dB bandwidth of 2.5GHz and power consumption of 2.1mW. Also, at 4.1K, measured noise figure from 6 to 8GHz is 0.53-0.57dB and the measured noise temperature is 37.6-41K; power consumption in this set of measurements was 2.57mW.","PeriodicalId":415294,"journal":{"name":"2022 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"177 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-06-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A 2.57mW 5.9-8.4GHz Cryogenic FinFET LNA for Qubit Readout\",\"authors\":\"J. Plouchart, Dereje Yilma, John Timmerwilke, S. Chakraborty, K. Tien, A. Valdes-Garcia, D. Friedman\",\"doi\":\"10.1109/RFIC54546.2022.9863158\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 5.9-8.4GHz LNA intended for use at cryogenic temperatures was implemented in a 14nm FinFET CMOS technology. At 4.1 K, peak LNA gain of 13.4dB is measured at 7.1GHz, with a 3dB bandwidth of 2.5GHz and power consumption of 2.1mW. Also, at 4.1K, measured noise figure from 6 to 8GHz is 0.53-0.57dB and the measured noise temperature is 37.6-41K; power consumption in this set of measurements was 2.57mW.\",\"PeriodicalId\":415294,\"journal\":{\"name\":\"2022 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)\",\"volume\":\"177 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-06-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RFIC54546.2022.9863158\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC54546.2022.9863158","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

采用14nm FinFET CMOS技术实现了用于低温的5.9-8.4GHz LNA。4.1 K时,在7.1GHz测量到13.4dB的峰值LNA增益,3dB带宽为2.5GHz,功耗为2.1mW。在4.1K时,6 ~ 8GHz的实测噪声系数为0.53 ~ 0.57 db,实测噪声温度为37.6 ~ 41k;这组测量的功耗为2.57mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 2.57mW 5.9-8.4GHz Cryogenic FinFET LNA for Qubit Readout
A 5.9-8.4GHz LNA intended for use at cryogenic temperatures was implemented in a 14nm FinFET CMOS technology. At 4.1 K, peak LNA gain of 13.4dB is measured at 7.1GHz, with a 3dB bandwidth of 2.5GHz and power consumption of 2.1mW. Also, at 4.1K, measured noise figure from 6 to 8GHz is 0.53-0.57dB and the measured noise temperature is 37.6-41K; power consumption in this set of measurements was 2.57mW.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Compact Single Transformer Footprint Hybrid Current-Voltage Digital Doherty Power Amplifier A 4.2-9.2GHz Cryogenic Transformer Feedback Low Noise Amplifier with 4.5K Noise Temperature and Noise-Power Matching in 22nm CMOS FDSOI A 17 Gb/s 10.7 pJ/b 4FSK Transceiver System for Point to Point Communication in 65 nm CMOS A 60GHz Phased Array Transceiver Chipset in 45nm RF SOI Featuring Channel Aggregation Using HRM-Based Frequency Interleaving A 320μW Receiver with -58dB SIR Leveraging a Time-Varying N-Path Filter
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1