高抗弯强度集成电路的背面纳米织构由薄硅层保护

Chia-Liang Hsu, Kunal Kashyap, Amarendra Kumar, J. Yeh, M. T. Hou
{"title":"高抗弯强度集成电路的背面纳米织构由薄硅层保护","authors":"Chia-Liang Hsu, Kunal Kashyap, Amarendra Kumar, J. Yeh, M. T. Hou","doi":"10.1109/NEMS.2016.7758316","DOIUrl":null,"url":null,"abstract":"Backside nanotexturing fabricated by electroless metal assisted wet chemical etching, protected with a deposited thin silicon layer, is a new approach to create high bending strength silicon samples. Bending strength for protected nanotextured samples followed by CMP process was enhanced by ~3.4 folds as compared to polished silicon samples, which emphasize the possibility of industrial implementation. The morphology of silicon deposition layer upon nanotexture influences the stress behavior, which need an adequate fabrication technique for uniform deposition at wafer scale. The thin protection layer upon nanotexture prevents the unwanted particle trapping, which affects the electrical performances of the device. Moreover, this technology provides a rupture resistive solution for IC, MEMS and photovoltaic devices for industrial implementation.","PeriodicalId":150449,"journal":{"name":"2016 IEEE 11th Annual International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)","volume":"50 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Backside nanotexturing protected by thin silicon layer for high bending strength ICs\",\"authors\":\"Chia-Liang Hsu, Kunal Kashyap, Amarendra Kumar, J. Yeh, M. T. Hou\",\"doi\":\"10.1109/NEMS.2016.7758316\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Backside nanotexturing fabricated by electroless metal assisted wet chemical etching, protected with a deposited thin silicon layer, is a new approach to create high bending strength silicon samples. Bending strength for protected nanotextured samples followed by CMP process was enhanced by ~3.4 folds as compared to polished silicon samples, which emphasize the possibility of industrial implementation. The morphology of silicon deposition layer upon nanotexture influences the stress behavior, which need an adequate fabrication technique for uniform deposition at wafer scale. The thin protection layer upon nanotexture prevents the unwanted particle trapping, which affects the electrical performances of the device. Moreover, this technology provides a rupture resistive solution for IC, MEMS and photovoltaic devices for industrial implementation.\",\"PeriodicalId\":150449,\"journal\":{\"name\":\"2016 IEEE 11th Annual International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)\",\"volume\":\"50 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-04-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE 11th Annual International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NEMS.2016.7758316\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE 11th Annual International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NEMS.2016.7758316","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

利用化学金属辅助湿法化学蚀刻技术制备背面纳米织构,并在表面沉积薄硅层,是制备高抗弯强度硅样品的新方法。与抛光硅样品相比,经CMP处理后的保护纳米纹理样品的抗弯强度提高了约3.4倍,这强调了工业化实施的可能性。硅沉积层在纳米结构上的形貌会影响其应力行为,因此需要适当的制备技术才能在晶圆尺度上均匀沉积。纳米结构上的薄保护层防止了不必要的粒子捕获,从而影响了器件的电性能。此外,该技术为工业实施的IC, MEMS和光伏器件提供了抗破裂解决方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Backside nanotexturing protected by thin silicon layer for high bending strength ICs
Backside nanotexturing fabricated by electroless metal assisted wet chemical etching, protected with a deposited thin silicon layer, is a new approach to create high bending strength silicon samples. Bending strength for protected nanotextured samples followed by CMP process was enhanced by ~3.4 folds as compared to polished silicon samples, which emphasize the possibility of industrial implementation. The morphology of silicon deposition layer upon nanotexture influences the stress behavior, which need an adequate fabrication technique for uniform deposition at wafer scale. The thin protection layer upon nanotexture prevents the unwanted particle trapping, which affects the electrical performances of the device. Moreover, this technology provides a rupture resistive solution for IC, MEMS and photovoltaic devices for industrial implementation.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
MEMS artificial neuromast arrays for hydrodynamic control of soft-robots In-situ cellular-scale injection for alive plants by micro-bubble injector High-throughput injection by circulating plasma-bubbles laden flows Development of a simple fabrication process for a printable piezoelectric energy harvest device A three-dimensional microfluidic device for oocyte zona-removal and incubation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1