Chia-Liang Hsu, Kunal Kashyap, Amarendra Kumar, J. Yeh, M. T. Hou
{"title":"高抗弯强度集成电路的背面纳米织构由薄硅层保护","authors":"Chia-Liang Hsu, Kunal Kashyap, Amarendra Kumar, J. Yeh, M. T. Hou","doi":"10.1109/NEMS.2016.7758316","DOIUrl":null,"url":null,"abstract":"Backside nanotexturing fabricated by electroless metal assisted wet chemical etching, protected with a deposited thin silicon layer, is a new approach to create high bending strength silicon samples. Bending strength for protected nanotextured samples followed by CMP process was enhanced by ~3.4 folds as compared to polished silicon samples, which emphasize the possibility of industrial implementation. The morphology of silicon deposition layer upon nanotexture influences the stress behavior, which need an adequate fabrication technique for uniform deposition at wafer scale. The thin protection layer upon nanotexture prevents the unwanted particle trapping, which affects the electrical performances of the device. Moreover, this technology provides a rupture resistive solution for IC, MEMS and photovoltaic devices for industrial implementation.","PeriodicalId":150449,"journal":{"name":"2016 IEEE 11th Annual International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)","volume":"50 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Backside nanotexturing protected by thin silicon layer for high bending strength ICs\",\"authors\":\"Chia-Liang Hsu, Kunal Kashyap, Amarendra Kumar, J. Yeh, M. T. Hou\",\"doi\":\"10.1109/NEMS.2016.7758316\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Backside nanotexturing fabricated by electroless metal assisted wet chemical etching, protected with a deposited thin silicon layer, is a new approach to create high bending strength silicon samples. Bending strength for protected nanotextured samples followed by CMP process was enhanced by ~3.4 folds as compared to polished silicon samples, which emphasize the possibility of industrial implementation. The morphology of silicon deposition layer upon nanotexture influences the stress behavior, which need an adequate fabrication technique for uniform deposition at wafer scale. The thin protection layer upon nanotexture prevents the unwanted particle trapping, which affects the electrical performances of the device. Moreover, this technology provides a rupture resistive solution for IC, MEMS and photovoltaic devices for industrial implementation.\",\"PeriodicalId\":150449,\"journal\":{\"name\":\"2016 IEEE 11th Annual International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)\",\"volume\":\"50 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-04-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE 11th Annual International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NEMS.2016.7758316\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE 11th Annual International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NEMS.2016.7758316","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Backside nanotexturing protected by thin silicon layer for high bending strength ICs
Backside nanotexturing fabricated by electroless metal assisted wet chemical etching, protected with a deposited thin silicon layer, is a new approach to create high bending strength silicon samples. Bending strength for protected nanotextured samples followed by CMP process was enhanced by ~3.4 folds as compared to polished silicon samples, which emphasize the possibility of industrial implementation. The morphology of silicon deposition layer upon nanotexture influences the stress behavior, which need an adequate fabrication technique for uniform deposition at wafer scale. The thin protection layer upon nanotexture prevents the unwanted particle trapping, which affects the electrical performances of the device. Moreover, this technology provides a rupture resistive solution for IC, MEMS and photovoltaic devices for industrial implementation.