高速数字用户线路传输中回波消除混合电路的优化

Wen-Kuang Su, Yih-Rong Chen, D. Lin
{"title":"高速数字用户线路传输中回波消除混合电路的优化","authors":"Wen-Kuang Su, Yih-Rong Chen, D. Lin","doi":"10.1109/APCCAS.1994.514572","DOIUrl":null,"url":null,"abstract":"Echo cancellation is common in full-duplex data transmission over pair-wire telephone lines. A well-designed hybrid circuit can lessen the echo canceller's burden as well as reduce the A/D converter's complexity in a digital implementation. We formulate the task of hybrid design as an optimization problem where the objective function is a weighted average of post-cancellation echo power, echo canceller complexity, and A/D converter complexity. In contrast, prior work in this area appears to have not considered the effect of echo cancellation in problem formulation. We discuss proper forms for the objective function and employ one of them in a numerical study. The chosen objective function is a weighted sum-squares value of the transhybrid echo impulse response. We consider several simple balance network topologies for the hybrid. These networks range from a simple resistor to a fourth-order RLC circuit. The numerical results obtained show that there is significant advantage in using optimized higher-order balance networks, as compared to suboptimal balance networks or simple resistor balance, in terms of both echo cancellation efficiency and hardware complexity. Some topics for further study are indicated.","PeriodicalId":231368,"journal":{"name":"Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems","volume":"82 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Optimization of hybrid circuits for echo cancellation in high-rate digital subscriber line transmission\",\"authors\":\"Wen-Kuang Su, Yih-Rong Chen, D. Lin\",\"doi\":\"10.1109/APCCAS.1994.514572\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Echo cancellation is common in full-duplex data transmission over pair-wire telephone lines. A well-designed hybrid circuit can lessen the echo canceller's burden as well as reduce the A/D converter's complexity in a digital implementation. We formulate the task of hybrid design as an optimization problem where the objective function is a weighted average of post-cancellation echo power, echo canceller complexity, and A/D converter complexity. In contrast, prior work in this area appears to have not considered the effect of echo cancellation in problem formulation. We discuss proper forms for the objective function and employ one of them in a numerical study. The chosen objective function is a weighted sum-squares value of the transhybrid echo impulse response. We consider several simple balance network topologies for the hybrid. These networks range from a simple resistor to a fourth-order RLC circuit. The numerical results obtained show that there is significant advantage in using optimized higher-order balance networks, as compared to suboptimal balance networks or simple resistor balance, in terms of both echo cancellation efficiency and hardware complexity. Some topics for further study are indicated.\",\"PeriodicalId\":231368,\"journal\":{\"name\":\"Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems\",\"volume\":\"82 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-12-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APCCAS.1994.514572\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APCCAS.1994.514572","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

回声消除在双线电话线上的全双工数据传输中很常见。在数字实现中,设计良好的混合电路可以减轻回波消除器的负担,并降低A/D转换器的复杂性。我们将混合设计任务描述为一个优化问题,其中目标函数是对消后回波功率、回波消除器复杂性和a /D转换器复杂性的加权平均值。相比之下,这一领域的先前工作似乎没有考虑到问题制定中回声抵消的影响。讨论了目标函数的适当形式,并将其中一种形式应用于数值研究。所选择的目标函数是超混合回波脉冲响应的加权平方和值。我们考虑了几种简单的混合平衡网络拓扑。这些网络的范围从简单的电阻到四阶RLC电路。数值结果表明,与次优平衡网络或简单的电阻平衡相比,优化后的高阶平衡网络在回波消除效率和硬件复杂度方面都有显著的优势。指出了一些有待进一步研究的课题。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Optimization of hybrid circuits for echo cancellation in high-rate digital subscriber line transmission
Echo cancellation is common in full-duplex data transmission over pair-wire telephone lines. A well-designed hybrid circuit can lessen the echo canceller's burden as well as reduce the A/D converter's complexity in a digital implementation. We formulate the task of hybrid design as an optimization problem where the objective function is a weighted average of post-cancellation echo power, echo canceller complexity, and A/D converter complexity. In contrast, prior work in this area appears to have not considered the effect of echo cancellation in problem formulation. We discuss proper forms for the objective function and employ one of them in a numerical study. The chosen objective function is a weighted sum-squares value of the transhybrid echo impulse response. We consider several simple balance network topologies for the hybrid. These networks range from a simple resistor to a fourth-order RLC circuit. The numerical results obtained show that there is significant advantage in using optimized higher-order balance networks, as compared to suboptimal balance networks or simple resistor balance, in terms of both echo cancellation efficiency and hardware complexity. Some topics for further study are indicated.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Area-time optimal digital BiCMOS carry look-ahead adder Hierarchical circuit optimization for analog LSIs using device model refining Decomposition-based 2-D variable digital filter design Artificial neural networks-learning and generalization Nonlinear gradient-based edge detection algorithms in the telesign system
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1