{"title":"低功耗MPEG-4视频编码器设计","authors":"K. Denolf, A. Chirila-Rus, D. Verkest","doi":"10.1109/SIPS.2005.1579880","DOIUrl":null,"url":null,"abstract":"The improving resolutions of new video appliances continuously increase the throughput requirements of video codecs and complicate the challenges encountered during their cost-efficient design. The energy limitations of mobile appliances create the demand for low-power implementations. We propose a custom high-performance MPEG-4 video encoder. The fully dedicated video pipeline is realized using a systematic design approach and exploits the inherent functional parallelism of the compression algorithm. Memory optimizations and algorithmic optimizations combined at the high-level and their effect on the power-efficiency is demonstrated. The resulting MPEG-4 video encoder contains a tailored memory hierarchy; uses burst oriented accesses to external memory and supports real-time processing of 30 4CIF frames per second while only consuming 71 mW in a 180 nm, 1.62 V UMC technology.","PeriodicalId":436123,"journal":{"name":"IEEE Workshop on Signal Processing Systems Design and Implementation, 2005.","volume":"106 51","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Low-power MPEG-4 video encoder design\",\"authors\":\"K. Denolf, A. Chirila-Rus, D. Verkest\",\"doi\":\"10.1109/SIPS.2005.1579880\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The improving resolutions of new video appliances continuously increase the throughput requirements of video codecs and complicate the challenges encountered during their cost-efficient design. The energy limitations of mobile appliances create the demand for low-power implementations. We propose a custom high-performance MPEG-4 video encoder. The fully dedicated video pipeline is realized using a systematic design approach and exploits the inherent functional parallelism of the compression algorithm. Memory optimizations and algorithmic optimizations combined at the high-level and their effect on the power-efficiency is demonstrated. The resulting MPEG-4 video encoder contains a tailored memory hierarchy; uses burst oriented accesses to external memory and supports real-time processing of 30 4CIF frames per second while only consuming 71 mW in a 180 nm, 1.62 V UMC technology.\",\"PeriodicalId\":436123,\"journal\":{\"name\":\"IEEE Workshop on Signal Processing Systems Design and Implementation, 2005.\",\"volume\":\"106 51\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Workshop on Signal Processing Systems Design and Implementation, 2005.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SIPS.2005.1579880\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Workshop on Signal Processing Systems Design and Implementation, 2005.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIPS.2005.1579880","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7
摘要
新视频设备的分辨率不断提高，不断提高视频编解码器的吞吐量要求，并使其成本效益设计过程中遇到的挑战复杂化。移动设备的能量限制产生了对低功耗实现的需求。我们提出了一种定制的高性能MPEG-4视频编码器。利用压缩算法固有的功能并行性，采用系统的设计方法实现了全专用视频管道。演示了内存优化和算法优化在高层次上的结合及其对功率效率的影响。生成的MPEG-4视频编码器包含定制的内存层次结构;使用面向突发的外部存储器访问，并支持每秒30 4CIF帧的实时处理，同时在180 nm, 1.62 V UMC技术中仅消耗71 mW。
The improving resolutions of new video appliances continuously increase the throughput requirements of video codecs and complicate the challenges encountered during their cost-efficient design. The energy limitations of mobile appliances create the demand for low-power implementations. We propose a custom high-performance MPEG-4 video encoder. The fully dedicated video pipeline is realized using a systematic design approach and exploits the inherent functional parallelism of the compression algorithm. Memory optimizations and algorithmic optimizations combined at the high-level and their effect on the power-efficiency is demonstrated. The resulting MPEG-4 video encoder contains a tailored memory hierarchy; uses burst oriented accesses to external memory and supports real-time processing of 30 4CIF frames per second while only consuming 71 mW in a 180 nm, 1.62 V UMC technology.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
