具有双频开关的DC-DC开关变换器的集成数字控制器

Martin Yeung-Kei Chui, W. Ki, C. Tsui
{"title":"具有双频开关的DC-DC开关变换器的集成数字控制器","authors":"Martin Yeung-Kei Chui, W. Ki, C. Tsui","doi":"10.1109/VLSIC.2003.1221157","DOIUrl":null,"url":null,"abstract":"A 0.6 /spl mu/m CMOS integrated digital PID controller for a buck converter is presented. It consists of: (1) a VCO driving a counter to serve as an ADC; (2) a PID compensator that employs variable integration times for enhancing accuracy and stability, and (3) a dual-band switching PWM generator with a modified tapped delay line for better output resolution and area efficiency. The converter switches at 1 MHz, while the tracking time is 50 /spl mu/s for a step change of 1 V.","PeriodicalId":270304,"journal":{"name":"2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408)","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"An integrated digital controller for DC-DC switching converter with dual-band switching\",\"authors\":\"Martin Yeung-Kei Chui, W. Ki, C. Tsui\",\"doi\":\"10.1109/VLSIC.2003.1221157\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 0.6 /spl mu/m CMOS integrated digital PID controller for a buck converter is presented. It consists of: (1) a VCO driving a counter to serve as an ADC; (2) a PID compensator that employs variable integration times for enhancing accuracy and stability, and (3) a dual-band switching PWM generator with a modified tapped delay line for better output resolution and area efficiency. The converter switches at 1 MHz, while the tracking time is 50 /spl mu/s for a step change of 1 V.\",\"PeriodicalId\":270304,\"journal\":{\"name\":\"2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408)\",\"volume\":\"11 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-06-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2003.1221157\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2003.1221157","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

介绍了一种用于降压变换器的0.6 /spl μ m CMOS集成数字PID控制器。它包括:(1)一个VCO驱动计数器作为ADC;(2)采用可变积分时间的PID补偿器,以提高精度和稳定性;(3)带有改进抽头延迟线的双频开关PWM发生器,以提高输出分辨率和面积效率。转换器的开关频率为1mhz,当阶跃变化为1v时,跟踪时间为50 /spl mu/s。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
An integrated digital controller for DC-DC switching converter with dual-band switching
A 0.6 /spl mu/m CMOS integrated digital PID controller for a buck converter is presented. It consists of: (1) a VCO driving a counter to serve as an ADC; (2) a PID compensator that employs variable integration times for enhancing accuracy and stability, and (3) a dual-band switching PWM generator with a modified tapped delay line for better output resolution and area efficiency. The converter switches at 1 MHz, while the tracking time is 50 /spl mu/s for a step change of 1 V.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
RF CMOS comes of age A complete single-chip GPS receiver with 1.6-V 24-mW radio in 0.18-/spl mu/m CMOS A 40-GHz frequency divider in 0.18-/spl mu/m CMOS technology On-die droop detector for analog sensing of power supply noise A CMOS oversampling bandpass cascaded D/A converter with digital FIR and current-mode semi-digital filtering
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1