Design for testability view on placement and routing

It is demonstrated that there is a relationship between the topology of the layout of the designed IC and the quality of testing. Based on this relationship, a testability cost function is developed for automated layout generation. The presented example indicates that a decrease in the testability objective function does correspond to an increase in the quality of testing without any penalty in terms of the cost of test generation. It is envisioned that such a function can be added as a component to the total objective function used by a modern placement and routing algorithm. Thus, using the presented techiques, it is possible to significantly improve the testability of a given circuit without increasing the cost of test generation.<>