{"title":"可重构δ - σ ADC","authors":"S. Toscher, T. Reinemann, R. Kasper, M. Hartmann","doi":"10.1109/ISIE.2006.295645","DOIUrl":null,"url":null,"abstract":"FPGAs are an increasing alternative for implementing signal processing in mechatronics. But unfortunately they lack an on-chip ADC. This paper presents the approach and results of a bit serial implementation of a reconfigurable delta-sigma ADC using Texas Instrument's four channel delta-sigma-modulator ADS1204. Filtering and decimation is accomplished in three stages by different filter types. The implementation has been done on a Xilinx Virtex4 using VHDL for specification. Bit serial arithmetic has been used to reduce implementation cost","PeriodicalId":296467,"journal":{"name":"2006 IEEE International Symposium on Industrial Electronics","volume":"46 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-07-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"A Reconfigurable Delta-Sigma ADC\",\"authors\":\"S. Toscher, T. Reinemann, R. Kasper, M. Hartmann\",\"doi\":\"10.1109/ISIE.2006.295645\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"FPGAs are an increasing alternative for implementing signal processing in mechatronics. But unfortunately they lack an on-chip ADC. This paper presents the approach and results of a bit serial implementation of a reconfigurable delta-sigma ADC using Texas Instrument's four channel delta-sigma-modulator ADS1204. Filtering and decimation is accomplished in three stages by different filter types. The implementation has been done on a Xilinx Virtex4 using VHDL for specification. Bit serial arithmetic has been used to reduce implementation cost\",\"PeriodicalId\":296467,\"journal\":{\"name\":\"2006 IEEE International Symposium on Industrial Electronics\",\"volume\":\"46 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-07-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 IEEE International Symposium on Industrial Electronics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISIE.2006.295645\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE International Symposium on Industrial Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISIE.2006.295645","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
FPGAs are an increasing alternative for implementing signal processing in mechatronics. But unfortunately they lack an on-chip ADC. This paper presents the approach and results of a bit serial implementation of a reconfigurable delta-sigma ADC using Texas Instrument's four channel delta-sigma-modulator ADS1204. Filtering and decimation is accomplished in three stages by different filter types. The implementation has been done on a Xilinx Virtex4 using VHDL for specification. Bit serial arithmetic has been used to reduce implementation cost
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
