采用1.8 V, 0.18 /spl mu/m SOI/CMOS技术的10Gbase以太网收发器(LAN PHY)

T. Yoshimura, K. Ueda, Jun Takasoh, Yoshiki Wada, T. Oka, H. Kondoh, Osamu Chiba, Yoshihumi Azekawa, M. Ishiwaki
{"title":"采用1.8 V, 0.18 /spl mu/m SOI/CMOS技术的10Gbase以太网收发器(LAN PHY)","authors":"T. Yoshimura, K. Ueda, Jun Takasoh, Yoshiki Wada, T. Oka, H. Kondoh, Osamu Chiba, Yoshihumi Azekawa, M. Ishiwaki","doi":"10.1109/CICC.2002.1012840","DOIUrl":null,"url":null,"abstract":"In this paper, we present a 10Gbase Ethernet Transceiver that is suitable for the 10 Gbit Ethernet applications. The 10Gbase Ethernet transceiver LSI, which contains the high-speed interface and the fully integrated IEEE 802.3ae compliant logic, is fabricated in a 0.18 /spl mu/m SOI/CMOS process and dissipates about 2.9 W at 1.8 V supply. By incorporating the monolithic approach and the use of an advanced CMOS process, this 10GE transceiver realizes the low power, low cost and compact solutions for the exponential need of broadband network applications.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A 10Gbase Ethernet transceiver (LAN PHY) in a 1.8 V, 0.18 /spl mu/m SOI/CMOS technology\",\"authors\":\"T. Yoshimura, K. Ueda, Jun Takasoh, Yoshiki Wada, T. Oka, H. Kondoh, Osamu Chiba, Yoshihumi Azekawa, M. Ishiwaki\",\"doi\":\"10.1109/CICC.2002.1012840\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we present a 10Gbase Ethernet Transceiver that is suitable for the 10 Gbit Ethernet applications. The 10Gbase Ethernet transceiver LSI, which contains the high-speed interface and the fully integrated IEEE 802.3ae compliant logic, is fabricated in a 0.18 /spl mu/m SOI/CMOS process and dissipates about 2.9 W at 1.8 V supply. By incorporating the monolithic approach and the use of an advanced CMOS process, this 10GE transceiver realizes the low power, low cost and compact solutions for the exponential need of broadband network applications.\",\"PeriodicalId\":209025,\"journal\":{\"name\":\"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)\",\"volume\":\"22 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-08-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.2002.1012840\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2002.1012840","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

在本文中,我们提出了一种适用于10gb以太网应用的10gb以太网收发器。10Gbase以太网收发器LSI包含高速接口和完全集成的IEEE 802.3ae兼容逻辑,采用0.18 /spl mu/m SOI/CMOS工艺制造,在1.8 V电源下功耗约为2.9 W。通过集成单片方法和使用先进的CMOS工艺,该10GE收发器实现了低功耗,低成本和紧凑的解决方案,以满足宽带网络应用的指数需求。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 10Gbase Ethernet transceiver (LAN PHY) in a 1.8 V, 0.18 /spl mu/m SOI/CMOS technology
In this paper, we present a 10Gbase Ethernet Transceiver that is suitable for the 10 Gbit Ethernet applications. The 10Gbase Ethernet transceiver LSI, which contains the high-speed interface and the fully integrated IEEE 802.3ae compliant logic, is fabricated in a 0.18 /spl mu/m SOI/CMOS process and dissipates about 2.9 W at 1.8 V supply. By incorporating the monolithic approach and the use of an advanced CMOS process, this 10GE transceiver realizes the low power, low cost and compact solutions for the exponential need of broadband network applications.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A signal integrity-driven buffer insertion technique for post-routing noise and delay optimization Modularized low temperature LNO/PZT/LNO ferroelectric capacitor-over-interconnect (COI) FeRAM for advanced SOC (ASOC) application SOI Hall effect sensor operating up to 270/spl deg/C A 402-output TFT-LCD driver IC with power-controlling function by selecting number of colors Understanding MOSFET mismatch for analog design
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1