T. Yoshimura, K. Ueda, Jun Takasoh, Yoshiki Wada, T. Oka, H. Kondoh, Osamu Chiba, Yoshihumi Azekawa, M. Ishiwaki
{"title":"采用1.8 V, 0.18 /spl mu/m SOI/CMOS技术的10Gbase以太网收发器(LAN PHY)","authors":"T. Yoshimura, K. Ueda, Jun Takasoh, Yoshiki Wada, T. Oka, H. Kondoh, Osamu Chiba, Yoshihumi Azekawa, M. Ishiwaki","doi":"10.1109/CICC.2002.1012840","DOIUrl":null,"url":null,"abstract":"In this paper, we present a 10Gbase Ethernet Transceiver that is suitable for the 10 Gbit Ethernet applications. The 10Gbase Ethernet transceiver LSI, which contains the high-speed interface and the fully integrated IEEE 802.3ae compliant logic, is fabricated in a 0.18 /spl mu/m SOI/CMOS process and dissipates about 2.9 W at 1.8 V supply. By incorporating the monolithic approach and the use of an advanced CMOS process, this 10GE transceiver realizes the low power, low cost and compact solutions for the exponential need of broadband network applications.","PeriodicalId":209025,"journal":{"name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A 10Gbase Ethernet transceiver (LAN PHY) in a 1.8 V, 0.18 /spl mu/m SOI/CMOS technology\",\"authors\":\"T. Yoshimura, K. Ueda, Jun Takasoh, Yoshiki Wada, T. Oka, H. Kondoh, Osamu Chiba, Yoshihumi Azekawa, M. Ishiwaki\",\"doi\":\"10.1109/CICC.2002.1012840\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we present a 10Gbase Ethernet Transceiver that is suitable for the 10 Gbit Ethernet applications. The 10Gbase Ethernet transceiver LSI, which contains the high-speed interface and the fully integrated IEEE 802.3ae compliant logic, is fabricated in a 0.18 /spl mu/m SOI/CMOS process and dissipates about 2.9 W at 1.8 V supply. By incorporating the monolithic approach and the use of an advanced CMOS process, this 10GE transceiver realizes the low power, low cost and compact solutions for the exponential need of broadband network applications.\",\"PeriodicalId\":209025,\"journal\":{\"name\":\"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)\",\"volume\":\"22 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-08-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.2002.1012840\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2002.1012840","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 10Gbase Ethernet transceiver (LAN PHY) in a 1.8 V, 0.18 /spl mu/m SOI/CMOS technology
In this paper, we present a 10Gbase Ethernet Transceiver that is suitable for the 10 Gbit Ethernet applications. The 10Gbase Ethernet transceiver LSI, which contains the high-speed interface and the fully integrated IEEE 802.3ae compliant logic, is fabricated in a 0.18 /spl mu/m SOI/CMOS process and dissipates about 2.9 W at 1.8 V supply. By incorporating the monolithic approach and the use of an advanced CMOS process, this 10GE transceiver realizes the low power, low cost and compact solutions for the exponential need of broadband network applications.