{"title":"快速架构原型(RAP)","authors":"M. Andrews","doi":"10.1109/HICSS.1989.47137","DOIUrl":null,"url":null,"abstract":"A novel hardware prototyper is described for rapid retargeting of hardware and compilers. Architects can directly create a machine organization, using compiler support design tradeoffs. This rapid prototyping tool features relatively simple hosting (on a PC-AT), diverse target architectures, and minimal use of host memory. It provides simple and rapid retargeting through careful utilization of code transformations and expansions internal to the tool. It can be used to test computing hardware by the direct simulation of applications code written in C. Optimization techniques are applied both at the language-dependent level to the intermediate form by shape analysis and during code generation through cost analysis. A major advantage is a significant reduction in microcode development time.<<ETX>>","PeriodicalId":300182,"journal":{"name":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1989-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Rapid architecture prototyper (RAP)\",\"authors\":\"M. Andrews\",\"doi\":\"10.1109/HICSS.1989.47137\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A novel hardware prototyper is described for rapid retargeting of hardware and compilers. Architects can directly create a machine organization, using compiler support design tradeoffs. This rapid prototyping tool features relatively simple hosting (on a PC-AT), diverse target architectures, and minimal use of host memory. It provides simple and rapid retargeting through careful utilization of code transformations and expansions internal to the tool. It can be used to test computing hardware by the direct simulation of applications code written in C. Optimization techniques are applied both at the language-dependent level to the intermediate form by shape analysis and during code generation through cost analysis. A major advantage is a significant reduction in microcode development time.<<ETX>>\",\"PeriodicalId\":300182,\"journal\":{\"name\":\"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-01-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/HICSS.1989.47137\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HICSS.1989.47137","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

描述了一种新的硬件原型,用于硬件和编译器的快速重定向。架构师可以直接创建机器组织,使用编译器支持设计权衡。这个快速原型工具的特点是相对简单的托管(在PC-AT上)、多样化的目标体系结构和最小的主机内存使用。通过仔细利用工具内部的代码转换和扩展,它提供了简单而快速的重定向。它可以通过直接模拟用c编写的应用程序代码来测试计算硬件。优化技术在依赖于语言的级别上通过形状分析应用到中间形式,在代码生成过程中通过成本分析应用到中间形式。一个主要的优点是显著减少了微码开发时间。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Rapid architecture prototyper (RAP)
A novel hardware prototyper is described for rapid retargeting of hardware and compilers. Architects can directly create a machine organization, using compiler support design tradeoffs. This rapid prototyping tool features relatively simple hosting (on a PC-AT), diverse target architectures, and minimal use of host memory. It provides simple and rapid retargeting through careful utilization of code transformations and expansions internal to the tool. It can be used to test computing hardware by the direct simulation of applications code written in C. Optimization techniques are applied both at the language-dependent level to the intermediate form by shape analysis and during code generation through cost analysis. A major advantage is a significant reduction in microcode development time.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Instruction set architecture of an efficient pipelined dataflow architecture An integrated CAD system for algorithm-specific IC design A massive memory supercomputer Extended ASLM-a reconfigurable database machine NS32532: case study in general-purpose microprocessor design tradeoffs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1