C. T. Chong, Lim Teck Guan, D. Ho, Han Yong, C. Choong, Sharon Lim Pei Siang, S. Bhattacharya
{"title":"嵌入式精细互连的异构集成","authors":"C. T. Chong, Lim Teck Guan, D. Ho, Han Yong, C. Choong, Sharon Lim Pei Siang, S. Bhattacharya","doi":"10.1109/ECTC32696.2021.00348","DOIUrl":null,"url":null,"abstract":"High density heterogeneous integration of ASIC and HBM2 through the use of embedded fine pitch interconnect (EFI) in face-to-face configuration using RDL 1st fan-out wafer packaging platform is demonstrated. The EFI configuration, thermal design consideration and heat dissipation for high power application, mechanical structural modeling for warpage control, wafer fabrication and assembly process integration and reliability testing results will be discussed.","PeriodicalId":351817,"journal":{"name":"2021 IEEE 71st Electronic Components and Technology Conference (ECTC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Heterogeneous Integration with Embedded Fine Interconnect\",\"authors\":\"C. T. Chong, Lim Teck Guan, D. Ho, Han Yong, C. Choong, Sharon Lim Pei Siang, S. Bhattacharya\",\"doi\":\"10.1109/ECTC32696.2021.00348\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"High density heterogeneous integration of ASIC and HBM2 through the use of embedded fine pitch interconnect (EFI) in face-to-face configuration using RDL 1st fan-out wafer packaging platform is demonstrated. The EFI configuration, thermal design consideration and heat dissipation for high power application, mechanical structural modeling for warpage control, wafer fabrication and assembly process integration and reliability testing results will be discussed.\",\"PeriodicalId\":351817,\"journal\":{\"name\":\"2021 IEEE 71st Electronic Components and Technology Conference (ECTC)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE 71st Electronic Components and Technology Conference (ECTC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ECTC32696.2021.00348\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 71st Electronic Components and Technology Conference (ECTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC32696.2021.00348","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Heterogeneous Integration with Embedded Fine Interconnect
High density heterogeneous integration of ASIC and HBM2 through the use of embedded fine pitch interconnect (EFI) in face-to-face configuration using RDL 1st fan-out wafer packaging platform is demonstrated. The EFI configuration, thermal design consideration and heat dissipation for high power application, mechanical structural modeling for warpage control, wafer fabrication and assembly process integration and reliability testing results will be discussed.