Antaryami Panigrahi, Gaurav Jyoti Dutta, Swarnav Bora, Kaushik Roy Baruah, Mukul Paul
{"title":"基于pMOS的经典低降差调节器的时域分析与建模","authors":"Antaryami Panigrahi, Gaurav Jyoti Dutta, Swarnav Bora, Kaushik Roy Baruah, Mukul Paul","doi":"10.1109/iSES52644.2021.00085","DOIUrl":null,"url":null,"abstract":"A control centric analysis and design of the low drop out (LDO) voltage regulator is presented in this work. The design complexity involving interdependence of regulating loop in frequency domain and the performance parameters for voltage regulator is simplified for intuition by the development of signal flow graph (SFG). A model based on the SFG is developed and tested in Matlab/Simulink environment for a desired time and frequency domain specification. Time domain optimisation for a given steady state accuracy and settling is formulated based on the developed model.","PeriodicalId":293167,"journal":{"name":"2021 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Analysis and Modelling of pMOS based Classical Low Drop Out Regulators: A Time Domain Perspective\",\"authors\":\"Antaryami Panigrahi, Gaurav Jyoti Dutta, Swarnav Bora, Kaushik Roy Baruah, Mukul Paul\",\"doi\":\"10.1109/iSES52644.2021.00085\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A control centric analysis and design of the low drop out (LDO) voltage regulator is presented in this work. The design complexity involving interdependence of regulating loop in frequency domain and the performance parameters for voltage regulator is simplified for intuition by the development of signal flow graph (SFG). A model based on the SFG is developed and tested in Matlab/Simulink environment for a desired time and frequency domain specification. Time domain optimisation for a given steady state accuracy and settling is formulated based on the developed model.\",\"PeriodicalId\":293167,\"journal\":{\"name\":\"2021 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/iSES52644.2021.00085\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/iSES52644.2021.00085","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Analysis and Modelling of pMOS based Classical Low Drop Out Regulators: A Time Domain Perspective
A control centric analysis and design of the low drop out (LDO) voltage regulator is presented in this work. The design complexity involving interdependence of regulating loop in frequency domain and the performance parameters for voltage regulator is simplified for intuition by the development of signal flow graph (SFG). A model based on the SFG is developed and tested in Matlab/Simulink environment for a desired time and frequency domain specification. Time domain optimisation for a given steady state accuracy and settling is formulated based on the developed model.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
