1.1 V 1ghz通信路由器,片上偏置,150nm CMOS

Siva G. Narendra, Matthew Haycock, V. Govindarajulu, V. Erraguntla, H. Wilson, S. Vangal, Amaresh Pangal, Erik Seligman, Raj Nair, Ali Keshavarzi, B. Bloechel, G. Dermer, Randy Mooney, N. Borkar, S. Borkar, Vivek De Microprocessor
{"title":"1.1 V 1ghz通信路由器,片上偏置,150nm CMOS","authors":"Siva G. Narendra, Matthew Haycock, V. Govindarajulu, V. Erraguntla, H. Wilson, S. Vangal, Amaresh Pangal, Erik Seligman, Raj Nair, Ali Keshavarzi, B. Bloechel, G. Dermer, Randy Mooney, N. Borkar, S. Borkar, Vivek De Microprocessor","doi":"10.1109/ISSCC.2002.993040","DOIUrl":null,"url":null,"abstract":"A router chip, that incorporates on-chip forward body biasing capability with 2% area overhead, achieves 1 GHz operation at 1.1 V supply in a 150 nm logic technology, compared to 1.25 V required for the original design having no body bias. Switching power is 23% less and chip leakage is reduced by 3.5/spl times/ in standby mode by withdrawing forward bias.","PeriodicalId":423674,"journal":{"name":"2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)","volume":"54 9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"70","resultStr":"{\"title\":\"1.1 V 1 GHz communications router with on-chip body bias in 150 nm CMOS\",\"authors\":\"Siva G. Narendra, Matthew Haycock, V. Govindarajulu, V. Erraguntla, H. Wilson, S. Vangal, Amaresh Pangal, Erik Seligman, Raj Nair, Ali Keshavarzi, B. Bloechel, G. Dermer, Randy Mooney, N. Borkar, S. Borkar, Vivek De Microprocessor\",\"doi\":\"10.1109/ISSCC.2002.993040\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A router chip, that incorporates on-chip forward body biasing capability with 2% area overhead, achieves 1 GHz operation at 1.1 V supply in a 150 nm logic technology, compared to 1.25 V required for the original design having no body bias. Switching power is 23% less and chip leakage is reduced by 3.5/spl times/ in standby mode by withdrawing forward bias.\",\"PeriodicalId\":423674,\"journal\":{\"name\":\"2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)\",\"volume\":\"54 9 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-08-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"70\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2002.993040\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2002.993040","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 70

摘要

一款集成了片上正向体偏置能力和2%面积开销的路由器芯片,采用150纳米逻辑技术,在1.1 V电源下实现了1 GHz的工作,而原始设计在没有体偏置的情况下需要1.25 V电源。开关功率减少23%,在待机模式下,通过撤销正向偏置,芯片泄漏减少3.5/spl倍。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
1.1 V 1 GHz communications router with on-chip body bias in 150 nm CMOS
A router chip, that incorporates on-chip forward body biasing capability with 2% area overhead, achieves 1 GHz operation at 1.1 V supply in a 150 nm logic technology, compared to 1.25 V required for the original design having no body bias. Switching power is 23% less and chip leakage is reduced by 3.5/spl times/ in standby mode by withdrawing forward bias.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Implementation of a third-generation 1.1GHz 64b microprocessor A 0.9 V to 1.95 V dynamic voltage-scalable and frequency-scalable 32 b PowerPC processor A highly-integrated tri-band/quad-mode SiGe BiCMOS RF-to-baseband receiver for wireless CDMA/WCDMA/AMPS applications with GPS capability A low-power RISC microprocessor using dual PLLs in a 0.13 /spl mu/m SOI technology with copper interconnect and low-k BEOL dielectric A 27 mW GPS radio in 0.35 /spl mu/m CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1