使用广播测试架构进行嵌入式核心测试

J. H. Jiang, Shih-Chieh Chang, W. Jone
{"title":"使用广播测试架构进行嵌入式核心测试","authors":"J. H. Jiang, Shih-Chieh Chang, W. Jone","doi":"10.1109/DFTVS.2001.966757","DOIUrl":null,"url":null,"abstract":"Based on the concept of test pattern broadcasting, we propose a new core-based testing method that gives core users the maximum level of test freedom. Instead of only using the test patterns delivered by core providers. core users are allowed to broadcast test patterns to the cores for parallel scan testing. The fault coverage of core testing can be evaluated by an enhanced version of any, traditional fault simulator. The net-list of each core is scrambled before it is delivered to core users, thus the net-list will not be revealed. The enhanced fault simulator has the capabilities of decoding the scrambled net-list and performing fault simulation for the test patterns provided by core users. Both random test patterns (applied by core users) and golden test patterns (delivered by core providers) jointly achieve high and flexible fault coverage requirements. The proposed method has the advantages of minimizing the number of scan pins, reducing the test application time, and achieving maximum level of test quality control by core users. Simulation results demonstrate the feasibility of this method.","PeriodicalId":187031,"journal":{"name":"Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","volume":"924 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Embedded core testing using broadcast test architecture\",\"authors\":\"J. H. Jiang, Shih-Chieh Chang, W. Jone\",\"doi\":\"10.1109/DFTVS.2001.966757\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Based on the concept of test pattern broadcasting, we propose a new core-based testing method that gives core users the maximum level of test freedom. Instead of only using the test patterns delivered by core providers. core users are allowed to broadcast test patterns to the cores for parallel scan testing. The fault coverage of core testing can be evaluated by an enhanced version of any, traditional fault simulator. The net-list of each core is scrambled before it is delivered to core users, thus the net-list will not be revealed. The enhanced fault simulator has the capabilities of decoding the scrambled net-list and performing fault simulation for the test patterns provided by core users. Both random test patterns (applied by core users) and golden test patterns (delivered by core providers) jointly achieve high and flexible fault coverage requirements. The proposed method has the advantages of minimizing the number of scan pins, reducing the test application time, and achieving maximum level of test quality control by core users. Simulation results demonstrate the feasibility of this method.\",\"PeriodicalId\":187031,\"journal\":{\"name\":\"Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems\",\"volume\":\"924 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2001-10-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DFTVS.2001.966757\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DFTVS.2001.966757","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

基于测试模式广播的概念,提出了一种新的基于核心的测试方法,使核心用户获得最大程度的测试自由。而不是只使用由核心提供者交付的测试模式。允许核心用户向核心广播测试模式以进行并行扫描测试。核心测试的故障覆盖率可以通过任何传统故障模拟器的增强版本来评估。每个核心的网表在发送给核心用户之前进行了加密处理,因此网表不会被泄露。增强的故障模拟器具有解码扰网列表和对核心用户提供的测试模式进行故障模拟的能力。随机测试模式(由核心用户应用)和黄金测试模式(由核心提供商交付)共同实现了高而灵活的故障覆盖需求。该方法具有最大限度地减少扫描引脚数量、减少测试应用时间、实现核心用户最大程度地控制测试质量的优点。仿真结果验证了该方法的可行性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Embedded core testing using broadcast test architecture
Based on the concept of test pattern broadcasting, we propose a new core-based testing method that gives core users the maximum level of test freedom. Instead of only using the test patterns delivered by core providers. core users are allowed to broadcast test patterns to the cores for parallel scan testing. The fault coverage of core testing can be evaluated by an enhanced version of any, traditional fault simulator. The net-list of each core is scrambled before it is delivered to core users, thus the net-list will not be revealed. The enhanced fault simulator has the capabilities of decoding the scrambled net-list and performing fault simulation for the test patterns provided by core users. Both random test patterns (applied by core users) and golden test patterns (delivered by core providers) jointly achieve high and flexible fault coverage requirements. The proposed method has the advantages of minimizing the number of scan pins, reducing the test application time, and achieving maximum level of test quality control by core users. Simulation results demonstrate the feasibility of this method.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An on-chip detection circuit for the verification of IC supply connections Unequal error protection codes with two-level burst and capabilities Sensitivity and reliability evaluation for mixed-signal ICs under electromigration and hot-carrier effects Error detection of arithmetic circuits using a residue checker with signed-digit number system Comparison and application of different VHDL-based fault injection techniques
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1