利用编译器进行数字GaAs集成电路的设计

R. Oettel
{"title":"利用编译器进行数字GaAs集成电路的设计","authors":"R. Oettel","doi":"10.1109/GAAS.1993.394499","DOIUrl":null,"url":null,"abstract":"The ultimate performance of an integrated circuit can be substantially improved by using a compiler-based tool for its design. This is particularly true for gallium arsenide circuits where speed performance is critical, the cost of real estate is high, and design expertise is scarce. Furthermore, now that high levels of integration are possible with GaAs, automated layout tools are needed to manage the complexity and simultaneously preserve the performance potential of the technology. The result of applying compiler methodology to several generations of gallium arsenide technology over an eight year period is reported.<<ETX>>","PeriodicalId":347339,"journal":{"name":"15th Annual GaAs IC Symposium","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-10-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"The use of compilers for digital GaAs IC design\",\"authors\":\"R. Oettel\",\"doi\":\"10.1109/GAAS.1993.394499\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The ultimate performance of an integrated circuit can be substantially improved by using a compiler-based tool for its design. This is particularly true for gallium arsenide circuits where speed performance is critical, the cost of real estate is high, and design expertise is scarce. Furthermore, now that high levels of integration are possible with GaAs, automated layout tools are needed to manage the complexity and simultaneously preserve the performance potential of the technology. The result of applying compiler methodology to several generations of gallium arsenide technology over an eight year period is reported.<<ETX>>\",\"PeriodicalId\":347339,\"journal\":{\"name\":\"15th Annual GaAs IC Symposium\",\"volume\":\"13 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1993-10-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"15th Annual GaAs IC Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/GAAS.1993.394499\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"15th Annual GaAs IC Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GAAS.1993.394499","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

通过使用基于编译器的设计工具,集成电路的最终性能可以大大提高。对于速度性能至关重要的砷化镓电路来说尤其如此,房地产成本高,设计专业知识稀缺。此外,既然GaAs可以实现高水平的集成,就需要自动化布局工具来管理复杂性,同时保持技术的性能潜力。本文报道了在八年间将编译方法应用于几代砷化镓技术的结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
The use of compilers for digital GaAs IC design
The ultimate performance of an integrated circuit can be substantially improved by using a compiler-based tool for its design. This is particularly true for gallium arsenide circuits where speed performance is critical, the cost of real estate is high, and design expertise is scarce. Furthermore, now that high levels of integration are possible with GaAs, automated layout tools are needed to manage the complexity and simultaneously preserve the performance potential of the technology. The result of applying compiler methodology to several generations of gallium arsenide technology over an eight year period is reported.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
2 - 8 GHz Gilbert-cell mixer IC for 2.5 Gb/s coherent optical transmission A 3.6 gigasample/s 5 bit analog to digital converter using 0.3 /spl mu/m AlGaAs-HEMT technology A 500 ps 32 /spl times/ 8 register file implemented in GaAs/AlGaAs HBTs [F-RISC/G processor] High performance integrated PA, T/R switch for 1.9 GHz personal communications handsets GaAs integrated circuit fabrication at Motorola
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1