室外时变异构信道MIMO硬件模拟器设计

B. Habib, G. Zaharia, G. El Zein
{"title":"室外时变异构信道MIMO硬件模拟器设计","authors":"B. Habib, G. Zaharia, G. El Zein","doi":"10.1109/ISSCS.2013.6651173","DOIUrl":null,"url":null,"abstract":"This paper presents a hardware simulator of Multiple-Input Multiple-Output (MIMO) propagation channels. The hardware simulator reproduces a desired radio channel and makes it possible to test “on table” different MIMO systems. A specific architecture of the digital block of the simulator is presented to characterize an outdoor scenario for Long Term Evolution (LTE) systems. An algorithm is introduced to switch between the impulse responses and to control the time variation of the delays. The new architecture is designed on a Xilinx Virtex-IV Field Programmable Gate Array (FPGA). Its accuracy, occupation on the FPGA and latency are analyzed.","PeriodicalId":260263,"journal":{"name":"International Symposium on Signals, Circuits and Systems ISSCS2013","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-07-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"MIMO hardware simulator design for outdoor time-varying heterogeneous channels\",\"authors\":\"B. Habib, G. Zaharia, G. El Zein\",\"doi\":\"10.1109/ISSCS.2013.6651173\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a hardware simulator of Multiple-Input Multiple-Output (MIMO) propagation channels. The hardware simulator reproduces a desired radio channel and makes it possible to test “on table” different MIMO systems. A specific architecture of the digital block of the simulator is presented to characterize an outdoor scenario for Long Term Evolution (LTE) systems. An algorithm is introduced to switch between the impulse responses and to control the time variation of the delays. The new architecture is designed on a Xilinx Virtex-IV Field Programmable Gate Array (FPGA). Its accuracy, occupation on the FPGA and latency are analyzed.\",\"PeriodicalId\":260263,\"journal\":{\"name\":\"International Symposium on Signals, Circuits and Systems ISSCS2013\",\"volume\":\"6 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-07-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Symposium on Signals, Circuits and Systems ISSCS2013\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCS.2013.6651173\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Symposium on Signals, Circuits and Systems ISSCS2013","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCS.2013.6651173","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

介绍了一种多输入多输出(MIMO)传播信道的硬件模拟器。硬件模拟器再现了所需的无线电信道,并使测试“在表上”不同的MIMO系统成为可能。提出了模拟器数字模块的具体架构,以表征长期演进(LTE)系统的户外场景。提出了一种脉冲响应切换算法,并对时延的时变进行了控制。新架构是在Xilinx Virtex-IV现场可编程门阵列(FPGA)上设计的。分析了其精度、对FPGA的占用和时延。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
MIMO hardware simulator design for outdoor time-varying heterogeneous channels
This paper presents a hardware simulator of Multiple-Input Multiple-Output (MIMO) propagation channels. The hardware simulator reproduces a desired radio channel and makes it possible to test “on table” different MIMO systems. A specific architecture of the digital block of the simulator is presented to characterize an outdoor scenario for Long Term Evolution (LTE) systems. An algorithm is introduced to switch between the impulse responses and to control the time variation of the delays. The new architecture is designed on a Xilinx Virtex-IV Field Programmable Gate Array (FPGA). Its accuracy, occupation on the FPGA and latency are analyzed.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Autor index Dynamic time warping for speech recognition with training part to reduce the computation A face recognition system based on a Kinect sensor and Windows Azure cloud technology An efficient GSC VSS-APA beamformer with integrated log-energy based VAD for noise reduction in speech reinforcement systems RNSIC-1 based wind energy conversion
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1