YATE故障安全界面:用户的观点

D. Bied-Charreton, D. Guillon, B. Jacques
{"title":"YATE故障安全界面:用户的观点","authors":"D. Bied-Charreton, D. Guillon, B. Jacques","doi":"10.1109/MTDT.2002.1029761","DOIUrl":null,"url":null,"abstract":"This paper deals with some aspects of the use of self-checking integrated circuits in an application that manages the major risks involved in a transport system. It aims to provide an objective account of the advantages and disadvantages of this type of technology. Attention has been focused on the demands made by such integrated circuits on their environment, in particular the CPUs which control them. Nevertheless, much work still needs to be done to bring the design and testing of integrated circuits more in line with the needs of rail safety applications.","PeriodicalId":230758,"journal":{"name":"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)","volume":"147 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-07-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"The YATE fail-safe interface: the user's point of view\",\"authors\":\"D. Bied-Charreton, D. Guillon, B. Jacques\",\"doi\":\"10.1109/MTDT.2002.1029761\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper deals with some aspects of the use of self-checking integrated circuits in an application that manages the major risks involved in a transport system. It aims to provide an objective account of the advantages and disadvantages of this type of technology. Attention has been focused on the demands made by such integrated circuits on their environment, in particular the CPUs which control them. Nevertheless, much work still needs to be done to bring the design and testing of integrated circuits more in line with the needs of rail safety applications.\",\"PeriodicalId\":230758,\"journal\":{\"name\":\"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)\",\"volume\":\"147 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-07-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MTDT.2002.1029761\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MTDT.2002.1029761","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文讨论了在管理运输系统中涉及的主要风险的应用程序中使用自检集成电路的一些方面。它的目的是客观地说明这种技术的优点和缺点。人们的注意力一直集中在这种集成电路对其环境的要求上,特别是控制它们的cpu。然而,要使集成电路的设计和测试更符合铁路安全应用的需要,还有很多工作要做。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
The YATE fail-safe interface: the user's point of view
This paper deals with some aspects of the use of self-checking integrated circuits in an application that manages the major risks involved in a transport system. It aims to provide an objective account of the advantages and disadvantages of this type of technology. Attention has been focused on the demands made by such integrated circuits on their environment, in particular the CPUs which control them. Nevertheless, much work still needs to be done to bring the design and testing of integrated circuits more in line with the needs of rail safety applications.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Design and test of a 9-port SRAM for a 100 Gb/s STS-1 switch A fault modeling technique to test memory BIST algorithms A novel memory array based on an annular single-poly EPROM cell for use in standard CMOS technology Validated 90nm CMOS technology platform with low-k copper interconnects for advanced system-on-chip (SoC) Fast and compact error correcting scheme for reliable multilevel flash memories
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1