具有可配置能力的1v低功率轨对轨模拟CMOS多功能滤波器

Y. Hung, Bin-Da Liu
{"title":"具有可配置能力的1v低功率轨对轨模拟CMOS多功能滤波器","authors":"Y. Hung, Bin-Da Liu","doi":"10.1109/APASIC.2000.896922","DOIUrl":null,"url":null,"abstract":"In this paper, a multiple function filter with configurable capability for 1-V supply voltage is proposed. The circuit can find a rank order among a set of input voltages by setting different binary signals. Moreover without modifying the circuit, the WTA/k-WTA, maximum, minimum and medium function can be easily configured. The circuit has been designed using 0.5 /spl mu/m 2P2M CMOS technology. Seven input voltages are used to verify the performance of the circuit. The results of HSPICE simulation show that the operating speed of the circuit is 2 /spl mu/s for each rank-order operation, that the input dynamic range is rail-to-rail, and that the resolution is 10 mV for 1 V supply voltage. The static power dissipation of the circuit is 11 /spl mu/W.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"86 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 1-V low power rail-to-rail analog CMOS multi-function filter with configurable capability\",\"authors\":\"Y. Hung, Bin-Da Liu\",\"doi\":\"10.1109/APASIC.2000.896922\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a multiple function filter with configurable capability for 1-V supply voltage is proposed. The circuit can find a rank order among a set of input voltages by setting different binary signals. Moreover without modifying the circuit, the WTA/k-WTA, maximum, minimum and medium function can be easily configured. The circuit has been designed using 0.5 /spl mu/m 2P2M CMOS technology. Seven input voltages are used to verify the performance of the circuit. The results of HSPICE simulation show that the operating speed of the circuit is 2 /spl mu/s for each rank-order operation, that the input dynamic range is rail-to-rail, and that the resolution is 10 mV for 1 V supply voltage. The static power dissipation of the circuit is 11 /spl mu/W.\",\"PeriodicalId\":313978,\"journal\":{\"name\":\"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)\",\"volume\":\"86 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-08-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APASIC.2000.896922\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APASIC.2000.896922","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文提出了一种具有1v供电电压可配置能力的多功能滤波器。该电路可以通过设置不同的二进制信号在一组输入电压中找到一个阶序。此外,无需修改电路,可以轻松配置WTA/k-WTA,最大值,最小值和介质功能。电路采用0.5 /spl mu/m 2P2M CMOS技术设计。七个输入电压被用来验证电路的性能。HSPICE仿真结果表明,该电路每个阶序运算的运行速度为2 /spl mu/s,输入动态范围为轨对轨,电源电压为1v时分辨率为10mv。电路的静态功耗为11 /spl mu/W。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 1-V low power rail-to-rail analog CMOS multi-function filter with configurable capability
In this paper, a multiple function filter with configurable capability for 1-V supply voltage is proposed. The circuit can find a rank order among a set of input voltages by setting different binary signals. Moreover without modifying the circuit, the WTA/k-WTA, maximum, minimum and medium function can be easily configured. The circuit has been designed using 0.5 /spl mu/m 2P2M CMOS technology. Seven input voltages are used to verify the performance of the circuit. The results of HSPICE simulation show that the operating speed of the circuit is 2 /spl mu/s for each rank-order operation, that the input dynamic range is rail-to-rail, and that the resolution is 10 mV for 1 V supply voltage. The static power dissipation of the circuit is 11 /spl mu/W.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A hybrid-level multi-phase charge-recycler with reduced number of external capacitors for low-power LCD column drivers A new VLSI design for adaptive frequency-detection based on the active oscillator A self-timed wave pipelined adder using data align method A dynamic logic circuit embedded flip-flop for ASIC design A 2-V CMOS 455 kHz FM/FSK demodulator using feedforward offset cancellation limiting amplifier
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1