夏普LH5402X5系列:主流,设计师友好,18位宽同步fifo

C. Hastings
{"title":"夏普LH5402X5系列:主流,设计师友好,18位宽同步fifo","authors":"C. Hastings","doi":"10.1109/NORTHC.1994.638955","DOIUrl":null,"url":null,"abstract":"The new Sharp LH5402X5-family 18-bit-wide First-in, First-Out memories (FIFOs) are high-speed, synchronous digital specialty-memory devices, useful for local temporary storage and for data-rate-matching applications in high-performance digital systems. These FIFOs are implemented in recent-vintage 0.8 /spl mu//0.7 /spl mu/ CMOS static-RAM technology, and feature many conveniences and useful options for digital-system designers. One of them can replace two industry-standard 9-bit-wide asynchronous FIFOs of the same depth, and at the same time provide higher-speed operation and more convenient timing characteristics. They also can replace other existing 18-bit-wide FIFOs, in many cases without design changes to the system. The LH5402X5 family indudes four pin-compatible FIFOs, differing in depth: LH540215 (512/spl times/18 meaning 512 18-bit words); LH540225 (1024/spl times/18); LH540235 (2048/spl times/18); and LH540245 (4096/spl times/18). As of this article, the first two of these FIFOs are in production; the other two are in the design stage. These FIFOs are available in speed grades up to 50 MHz (20 nsec-cycle-time).","PeriodicalId":218454,"journal":{"name":"Proceedings of NORTHCON '94","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1994-10-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"The Sharp LH5402X5 family: mainstream, designer-friendly, 18-bit-wide synchronous FIFOs\",\"authors\":\"C. Hastings\",\"doi\":\"10.1109/NORTHC.1994.638955\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The new Sharp LH5402X5-family 18-bit-wide First-in, First-Out memories (FIFOs) are high-speed, synchronous digital specialty-memory devices, useful for local temporary storage and for data-rate-matching applications in high-performance digital systems. These FIFOs are implemented in recent-vintage 0.8 /spl mu//0.7 /spl mu/ CMOS static-RAM technology, and feature many conveniences and useful options for digital-system designers. One of them can replace two industry-standard 9-bit-wide asynchronous FIFOs of the same depth, and at the same time provide higher-speed operation and more convenient timing characteristics. They also can replace other existing 18-bit-wide FIFOs, in many cases without design changes to the system. The LH5402X5 family indudes four pin-compatible FIFOs, differing in depth: LH540215 (512/spl times/18 meaning 512 18-bit words); LH540225 (1024/spl times/18); LH540235 (2048/spl times/18); and LH540245 (4096/spl times/18). As of this article, the first two of these FIFOs are in production; the other two are in the design stage. These FIFOs are available in speed grades up to 50 MHz (20 nsec-cycle-time).\",\"PeriodicalId\":218454,\"journal\":{\"name\":\"Proceedings of NORTHCON '94\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-10-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of NORTHCON '94\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NORTHC.1994.638955\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of NORTHCON '94","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NORTHC.1994.638955","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

新的夏普lh5402x5系列18位宽先进先出存储器(fifo)是高速,同步数字专用存储器器件,适用于本地临时存储和高性能数字系统中的数据速率匹配应用。这些fifo采用最新的0.8 /spl mu//0.7 /spl mu/ CMOS静态ram技术实现,为数字系统设计人员提供了许多方便和有用的选择。其中一个可以替代两个相同深度的行业标准9位宽异步fifo,同时提供更高的运算速度和更方便的时序特性。它们还可以取代现有的其他18位宽fifo,在许多情况下无需对系统进行设计更改。LH5402X5系列包括四个引脚兼容的fifo,深度不同:LH540215 (512/spl次/18意味着512个18位字);LH540225 (1024/spl次/18);LH540235(2048/倍/18);LH540245 (4096/spl倍/18)。在本文中,前两个fifo已投入生产;另外两个还在设计阶段。这些fifo的速度等级可达50 MHz (20 nsec周期时间)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
The Sharp LH5402X5 family: mainstream, designer-friendly, 18-bit-wide synchronous FIFOs
The new Sharp LH5402X5-family 18-bit-wide First-in, First-Out memories (FIFOs) are high-speed, synchronous digital specialty-memory devices, useful for local temporary storage and for data-rate-matching applications in high-performance digital systems. These FIFOs are implemented in recent-vintage 0.8 /spl mu//0.7 /spl mu/ CMOS static-RAM technology, and feature many conveniences and useful options for digital-system designers. One of them can replace two industry-standard 9-bit-wide asynchronous FIFOs of the same depth, and at the same time provide higher-speed operation and more convenient timing characteristics. They also can replace other existing 18-bit-wide FIFOs, in many cases without design changes to the system. The LH5402X5 family indudes four pin-compatible FIFOs, differing in depth: LH540215 (512/spl times/18 meaning 512 18-bit words); LH540225 (1024/spl times/18); LH540235 (2048/spl times/18); and LH540245 (4096/spl times/18). As of this article, the first two of these FIFOs are in production; the other two are in the design stage. These FIFOs are available in speed grades up to 50 MHz (20 nsec-cycle-time).
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Adding built-in self test to a non-intrusive trailer light system Metrics of effectiveness for micro and macro decision analysis applications Integrating Elements Of Reengineering Within A Total Quality Management Framework Different electrical measuring techniques of package and interconnect parasitics for high speed VLSI devices Composite low noise figure design [amplifier]
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1