在仿真专用机器上的行为仿真加速

Proceedings European Design and Test Conference. ED & TC 97 Pub Date : 1997-03-17 DOI:10.1109/EDTC.1997.582385

M. Shoji, F. Hirose, S. Shimogori, Satoshi Kowatari, Hiroshi Nagai

{"title":"在仿真专用机器上的行为仿真加速","authors":"M. Shoji, F. Hirose, S. Shimogori, Satoshi Kowatari, Hiroshi Nagai","doi":"10.1109/EDTC.1997.582385","DOIUrl":null,"url":null,"abstract":"Behavioral simulation is faster than gate-level logic simulation, however the simulation speed is too slow for large systems. Simulation specific machines accelerate simulation by parallel processing. We developed the method to extract parallelism from behavioral descriptions for fast simulation utilizing these machines. We evaluated our methods utilizing CAD accelerator TP5000. By the extraction of the parallelism the simulation speed is accelerated by about 7 times.","PeriodicalId":297301,"journal":{"name":"Proceedings European Design and Test Conference. ED & TC 97","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-03-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Acceleration of behavioral simulation on simulation specific machines\",\"authors\":\"M. Shoji, F. Hirose, S. Shimogori, Satoshi Kowatari, Hiroshi Nagai\",\"doi\":\"10.1109/EDTC.1997.582385\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Behavioral simulation is faster than gate-level logic simulation, however the simulation speed is too slow for large systems. Simulation specific machines accelerate simulation by parallel processing. We developed the method to extract parallelism from behavioral descriptions for fast simulation utilizing these machines. We evaluated our methods utilizing CAD accelerator TP5000. By the extraction of the parallelism the simulation speed is accelerated by about 7 times.\",\"PeriodicalId\":297301,\"journal\":{\"name\":\"Proceedings European Design and Test Conference. ED & TC 97\",\"volume\":\"9 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-03-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings European Design and Test Conference. ED & TC 97\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDTC.1997.582385\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings European Design and Test Conference. ED & TC 97","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDTC.1997.582385","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

行为仿真比门级逻辑仿真快，但对于大型系统的仿真速度太慢。仿真专用机器通过并行处理加速仿真。我们开发了从行为描述中提取并行性的方法，以便利用这些机器进行快速仿真。我们使用CAD加速器TP5000来评估我们的方法。通过对并行度的提取，仿真速度提高了约7倍。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Acceleration of behavioral simulation on simulation specific machines

Behavioral simulation is faster than gate-level logic simulation, however the simulation speed is too slow for large systems. Simulation specific machines accelerate simulation by parallel processing. We developed the method to extract parallelism from behavioral descriptions for fast simulation utilizing these machines. We evaluated our methods utilizing CAD accelerator TP5000. By the extraction of the parallelism the simulation speed is accelerated by about 7 times.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings European Design and Test Conference. ED & TC 97

自引率

0.00%

发文量

期刊最新文献

A real-time smart sensor system for visual motion estimation A gridless multi-layer router for standard cell circuits using CTM cells Design and implementation of a coprocessor for cryptography applications Compact structural test generation for analog macros Multi-layer chip-level global routing using an efficient graph-based Steiner tree heuristic