具有相同备用核的芯片的测试访问机制

O. Sinanoglu
{"title":"具有相同备用核的芯片的测试访问机制","authors":"O. Sinanoglu","doi":"10.1109/IOLTS.2012.6313848","DOIUrl":null,"url":null,"abstract":"Scalability, power-efficiency and shorter time-to-market due to design re-use have favored the adoption of homogeneous multi-core chips with identical processing units (cores) integrated together, offering enhanced computational power. Furthermore, chips with identical cores help cope with increasing defect rates in delivering reasonable yield levels via the utilization of spare cores. In this paper, we propose a comparison-based TAM that is capable of handling spare identical cores; the proposed TAM guarantees the test of a chip through minimum bandwidth in minimum test time, while ensuring no yield loss in the presence of spare identical cores, as its design is driven by the number of spare cores on the chip. The proposed solution also enables the identification of all the good cores in usable chips, supporting models where chips are priced based on number of good cores. We also extend the proposed TAM by adding efficient diagnostic features.","PeriodicalId":246222,"journal":{"name":"2012 IEEE 18th International On-Line Testing Symposium (IOLTS)","volume":"24 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-06-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Test access mechanism for chips with spare identical cores\",\"authors\":\"O. Sinanoglu\",\"doi\":\"10.1109/IOLTS.2012.6313848\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Scalability, power-efficiency and shorter time-to-market due to design re-use have favored the adoption of homogeneous multi-core chips with identical processing units (cores) integrated together, offering enhanced computational power. Furthermore, chips with identical cores help cope with increasing defect rates in delivering reasonable yield levels via the utilization of spare cores. In this paper, we propose a comparison-based TAM that is capable of handling spare identical cores; the proposed TAM guarantees the test of a chip through minimum bandwidth in minimum test time, while ensuring no yield loss in the presence of spare identical cores, as its design is driven by the number of spare cores on the chip. The proposed solution also enables the identification of all the good cores in usable chips, supporting models where chips are priced based on number of good cores. We also extend the proposed TAM by adding efficient diagnostic features.\",\"PeriodicalId\":246222,\"journal\":{\"name\":\"2012 IEEE 18th International On-Line Testing Symposium (IOLTS)\",\"volume\":\"24 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-06-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE 18th International On-Line Testing Symposium (IOLTS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IOLTS.2012.6313848\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE 18th International On-Line Testing Symposium (IOLTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IOLTS.2012.6313848","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

由于设计重用,可扩展性、能效和更短的上市时间都有利于采用同质多核芯片,将相同的处理单元(内核)集成在一起,从而提供增强的计算能力。此外,具有相同核心的芯片有助于通过利用备用核心来提供合理的良率水平,从而应对不断增加的缺陷率。在本文中,我们提出了一种基于比较的TAM,它能够处理备用的相同核心;所提出的TAM保证了在最小的测试时间内通过最小的带宽对芯片进行测试,同时由于其设计是由芯片上的备用核数量驱动的,因此在存在相同备用核的情况下不会造成良率损失。提出的解决方案还可以识别可用芯片中的所有优质核心,支持基于优质核心数量对芯片进行定价的模型。我们还通过添加有效的诊断特性扩展了所提出的TAM。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Test access mechanism for chips with spare identical cores
Scalability, power-efficiency and shorter time-to-market due to design re-use have favored the adoption of homogeneous multi-core chips with identical processing units (cores) integrated together, offering enhanced computational power. Furthermore, chips with identical cores help cope with increasing defect rates in delivering reasonable yield levels via the utilization of spare cores. In this paper, we propose a comparison-based TAM that is capable of handling spare identical cores; the proposed TAM guarantees the test of a chip through minimum bandwidth in minimum test time, while ensuring no yield loss in the presence of spare identical cores, as its design is driven by the number of spare cores on the chip. The proposed solution also enables the identification of all the good cores in usable chips, supporting models where chips are priced based on number of good cores. We also extend the proposed TAM by adding efficient diagnostic features.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Analysis of FinFET technology on memories Fault missing rate analysis of the arithmetic residue codes based fault-tolerant FIR filter design Fault coverage of a timing and control flow checker for hard real-time systems Architectural vulnerability aware checkpoint placement in a multicore processor A real-case application of a synergetic design-flow-oriented SER analysis
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1