Young-Ho Choi, Kihwan Seong, Byungsub Kim, J. Sim, Hong-June Park
{"title":"全合成6Gbps电压模式串行链路发射机","authors":"Young-Ho Choi, Kihwan Seong, Byungsub Kim, J. Sim, Hong-June Park","doi":"10.1109/ASSCC.2016.7844181","DOIUrl":null,"url":null,"abstract":"A high-speed transmitter for serial link interface was synthesized by using only Verilog codes and digital standard cells. The transmitter employs a differential voltage-mode architecture with a 2-tap feed-forward equalizer (FFE). A delay line which is locked to a data period is used for the FFE operation because a high speed flip-flop is not available in standard cells. The proposed transmitter chip in a 65nm CMOS process works at data rates up to 6Gbps with a 1.4m FR4 microstrip line of 20.6dB loss, occupies 0.0363mm2 and consumes 33.6mW at 1.2 V.","PeriodicalId":278002,"journal":{"name":"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"All-synthesizable 6Gbps voltage-mode transmitter for serial link\",\"authors\":\"Young-Ho Choi, Kihwan Seong, Byungsub Kim, J. Sim, Hong-June Park\",\"doi\":\"10.1109/ASSCC.2016.7844181\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A high-speed transmitter for serial link interface was synthesized by using only Verilog codes and digital standard cells. The transmitter employs a differential voltage-mode architecture with a 2-tap feed-forward equalizer (FFE). A delay line which is locked to a data period is used for the FFE operation because a high speed flip-flop is not available in standard cells. The proposed transmitter chip in a 65nm CMOS process works at data rates up to 6Gbps with a 1.4m FR4 microstrip line of 20.6dB loss, occupies 0.0363mm2 and consumes 33.6mW at 1.2 V.\",\"PeriodicalId\":278002,\"journal\":{\"name\":\"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)\",\"volume\":\"27 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASSCC.2016.7844181\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2016.7844181","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
All-synthesizable 6Gbps voltage-mode transmitter for serial link
A high-speed transmitter for serial link interface was synthesized by using only Verilog codes and digital standard cells. The transmitter employs a differential voltage-mode architecture with a 2-tap feed-forward equalizer (FFE). A delay line which is locked to a data period is used for the FFE operation because a high speed flip-flop is not available in standard cells. The proposed transmitter chip in a 65nm CMOS process works at data rates up to 6Gbps with a 1.4m FR4 microstrip line of 20.6dB loss, occupies 0.0363mm2 and consumes 33.6mW at 1.2 V.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
