一种14.5-17.9 GHz四核P-N b类DCO,在1mhz偏移时相位噪声为-117.3 dBc/Hz

Ioanna Apostolina, D. Manstretta
{"title":"一种14.5-17.9 GHz四核P-N b类DCO,在1mhz偏移时相位噪声为-117.3 dBc/Hz","authors":"Ioanna Apostolina, D. Manstretta","doi":"10.1109/RFIC54546.2022.9863180","DOIUrl":null,"url":null,"abstract":"In this paper, a CMOS quad-core DCO with class-B operation and transformer-based tail coupling is investigated to achieve ultra-low phase noise in the Ku band. The design uses an averaging approach to minimize systematic frequency step errors arising in DCOs with large tuning capacitor arrays due to signal unequal distribution. A proof-of-concept prototype has been developed in 28-nm CMOS technology. The DCO achieves a phase noise of−117.3 dBc/Hz at 1 MHz offset from the 15.35 GHz carrier frequency, a figure of merit (FoM) of -187.6 dBc/Hz, and a tuning range of 20.3% with a frequency resolution of 10MHz and less than ±240 kHz error.","PeriodicalId":415294,"journal":{"name":"2022 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-06-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A 14.5-17.9 GHz Harmonically-Coupled Quad-Core P-N Class-B DCO with -117.3 dBc/Hz Phase Noise at 1 MHz Offset in 28-nm CMOS\",\"authors\":\"Ioanna Apostolina, D. Manstretta\",\"doi\":\"10.1109/RFIC54546.2022.9863180\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a CMOS quad-core DCO with class-B operation and transformer-based tail coupling is investigated to achieve ultra-low phase noise in the Ku band. The design uses an averaging approach to minimize systematic frequency step errors arising in DCOs with large tuning capacitor arrays due to signal unequal distribution. A proof-of-concept prototype has been developed in 28-nm CMOS technology. The DCO achieves a phase noise of−117.3 dBc/Hz at 1 MHz offset from the 15.35 GHz carrier frequency, a figure of merit (FoM) of -187.6 dBc/Hz, and a tuning range of 20.3% with a frequency resolution of 10MHz and less than ±240 kHz error.\",\"PeriodicalId\":415294,\"journal\":{\"name\":\"2022 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)\",\"volume\":\"4 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-06-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RFIC54546.2022.9863180\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC54546.2022.9863180","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

为了实现Ku频段的超低相位噪声,本文研究了一种b类工作和基于变压器尾部耦合的CMOS四核DCO。该设计采用平均方法,以尽量减少由于信号分布不均匀而导致的大调谐电容阵列dco系统频率阶跃误差。采用28纳米CMOS技术开发了概念验证原型。在15.35 GHz载波频率偏移1 MHz时,DCO的相位噪声为- 117.3 dBc/Hz, FoM为-187.6 dBc/Hz,调谐范围为20.3%,频率分辨率为10MHz,误差小于±240 kHz。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 14.5-17.9 GHz Harmonically-Coupled Quad-Core P-N Class-B DCO with -117.3 dBc/Hz Phase Noise at 1 MHz Offset in 28-nm CMOS
In this paper, a CMOS quad-core DCO with class-B operation and transformer-based tail coupling is investigated to achieve ultra-low phase noise in the Ku band. The design uses an averaging approach to minimize systematic frequency step errors arising in DCOs with large tuning capacitor arrays due to signal unequal distribution. A proof-of-concept prototype has been developed in 28-nm CMOS technology. The DCO achieves a phase noise of−117.3 dBc/Hz at 1 MHz offset from the 15.35 GHz carrier frequency, a figure of merit (FoM) of -187.6 dBc/Hz, and a tuning range of 20.3% with a frequency resolution of 10MHz and less than ±240 kHz error.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Compact Single Transformer Footprint Hybrid Current-Voltage Digital Doherty Power Amplifier A 4.2-9.2GHz Cryogenic Transformer Feedback Low Noise Amplifier with 4.5K Noise Temperature and Noise-Power Matching in 22nm CMOS FDSOI A 17 Gb/s 10.7 pJ/b 4FSK Transceiver System for Point to Point Communication in 65 nm CMOS A 60GHz Phased Array Transceiver Chipset in 45nm RF SOI Featuring Channel Aggregation Using HRM-Based Frequency Interleaving A 320μW Receiver with -58dB SIR Leveraging a Time-Varying N-Path Filter
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1