Donghyeok Bae, Jaehong Park, Maengkyu Kim, Y. Jeong, Kyounghoon Yang
{"title":"可编程逻辑阵列应用的基于rtd的可重构逻辑门","authors":"Donghyeok Bae, Jaehong Park, Maengkyu Kim, Y. Jeong, Kyounghoon Yang","doi":"10.1109/ICIPRM.2016.7528573","DOIUrl":null,"url":null,"abstract":"Summary form only given. Resonant-tunneling-diode (RTD) based reconfigurable logic gates have been designed and fabricated for RTD-based programmable logic array (PLA) applications. As PLA building blocks, two reconfigurable logic gates with three input terminals are proposed. The implemented gates show the reconfigurable functions of AND, OR, Majority, NOT, XOR, XNOR and 3-input XOR exploiting threshold characteristics of the RTD monostable-bistable transition logic element (MOBILE). The operation of the fabricated gates is successfully confirmed up to the clock frequency of 5 GHz. As for the full-adder topology, the number of devices in the proposed gate-based full-adder is less than a half of that in the conventional CMOS full-adder topology.","PeriodicalId":357009,"journal":{"name":"2016 Compound Semiconductor Week (CSW) [Includes 28th International Conference on Indium Phosphide & Related Materials (IPRM) & 43rd International Symposium on Compound Semiconductors (ISCS)","volume":"28 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-06-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"RTD-based reconfigurable logic gates for programmable logic array applications\",\"authors\":\"Donghyeok Bae, Jaehong Park, Maengkyu Kim, Y. Jeong, Kyounghoon Yang\",\"doi\":\"10.1109/ICIPRM.2016.7528573\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Summary form only given. Resonant-tunneling-diode (RTD) based reconfigurable logic gates have been designed and fabricated for RTD-based programmable logic array (PLA) applications. As PLA building blocks, two reconfigurable logic gates with three input terminals are proposed. The implemented gates show the reconfigurable functions of AND, OR, Majority, NOT, XOR, XNOR and 3-input XOR exploiting threshold characteristics of the RTD monostable-bistable transition logic element (MOBILE). The operation of the fabricated gates is successfully confirmed up to the clock frequency of 5 GHz. As for the full-adder topology, the number of devices in the proposed gate-based full-adder is less than a half of that in the conventional CMOS full-adder topology.\",\"PeriodicalId\":357009,\"journal\":{\"name\":\"2016 Compound Semiconductor Week (CSW) [Includes 28th International Conference on Indium Phosphide & Related Materials (IPRM) & 43rd International Symposium on Compound Semiconductors (ISCS)\",\"volume\":\"28 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-06-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 Compound Semiconductor Week (CSW) [Includes 28th International Conference on Indium Phosphide & Related Materials (IPRM) & 43rd International Symposium on Compound Semiconductors (ISCS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICIPRM.2016.7528573\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 Compound Semiconductor Week (CSW) [Includes 28th International Conference on Indium Phosphide & Related Materials (IPRM) & 43rd International Symposium on Compound Semiconductors (ISCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICIPRM.2016.7528573","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
RTD-based reconfigurable logic gates for programmable logic array applications
Summary form only given. Resonant-tunneling-diode (RTD) based reconfigurable logic gates have been designed and fabricated for RTD-based programmable logic array (PLA) applications. As PLA building blocks, two reconfigurable logic gates with three input terminals are proposed. The implemented gates show the reconfigurable functions of AND, OR, Majority, NOT, XOR, XNOR and 3-input XOR exploiting threshold characteristics of the RTD monostable-bistable transition logic element (MOBILE). The operation of the fabricated gates is successfully confirmed up to the clock frequency of 5 GHz. As for the full-adder topology, the number of devices in the proposed gate-based full-adder is less than a half of that in the conventional CMOS full-adder topology.