使用多态门的组合电路的自测试方法

H. H. Ardakani, Morteza Mashayekhi
{"title":"使用多态门的组合电路的自测试方法","authors":"H. H. Ardakani, Morteza Mashayekhi","doi":"10.1109/ASQED.2009.5206274","DOIUrl":null,"url":null,"abstract":"In this paper, a new self-testing method for combinational circuits backed up with polymorphic gates is presented. Testing feature is completely merged with normal circuit operation where the single stuck at fault model is applied. Experimental results show that our method is able to detect all stuck-at-faults with reduced number of test vectors and insignificant amount of redundancy and high fault detection probability compared to other methods. Also, the proposed approach can be scaled up to utilize in testing of not only small scale, but also large scale circuits.","PeriodicalId":437303,"journal":{"name":"2009 1st Asia Symposium on Quality Electronic Design","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-07-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A self-testing method for combinational circuits using polymorphic gates\",\"authors\":\"H. H. Ardakani, Morteza Mashayekhi\",\"doi\":\"10.1109/ASQED.2009.5206274\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a new self-testing method for combinational circuits backed up with polymorphic gates is presented. Testing feature is completely merged with normal circuit operation where the single stuck at fault model is applied. Experimental results show that our method is able to detect all stuck-at-faults with reduced number of test vectors and insignificant amount of redundancy and high fault detection probability compared to other methods. Also, the proposed approach can be scaled up to utilize in testing of not only small scale, but also large scale circuits.\",\"PeriodicalId\":437303,\"journal\":{\"name\":\"2009 1st Asia Symposium on Quality Electronic Design\",\"volume\":\"22 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-07-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 1st Asia Symposium on Quality Electronic Design\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASQED.2009.5206274\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 1st Asia Symposium on Quality Electronic Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASQED.2009.5206274","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

提出了一种基于多态门的组合电路自测试方法。测试特征与正常电路运行完全融合,采用单卡故障模型。实验结果表明,与其他方法相比,该方法能够检测出所有卡在故障,且测试向量数量少,冗余量小,故障检测概率高。此外,所提出的方法不仅可以用于小型电路的测试,而且可以用于大型电路的测试。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A self-testing method for combinational circuits using polymorphic gates
In this paper, a new self-testing method for combinational circuits backed up with polymorphic gates is presented. Testing feature is completely merged with normal circuit operation where the single stuck at fault model is applied. Experimental results show that our method is able to detect all stuck-at-faults with reduced number of test vectors and insignificant amount of redundancy and high fault detection probability compared to other methods. Also, the proposed approach can be scaled up to utilize in testing of not only small scale, but also large scale circuits.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Next generation I/O power delivery design through SIPD co-analysis & comprehensive platform validation Effect of local random variation on gate-level delay and leakage statistical analysis Mutual exploration of FinFET technology and circuit design options for implementing compact brute-force latches Automatic error recovery in targetless logic emulation An automated approach for the diagnosis of multiple faults in FPGA interconnects
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1