关于结构化ASIC范例的测试考虑

2006 IEEE Design and Diagnostics of Electronic Circuits and systems Pub Date : 2006-04-18 DOI:10.1109/DDECS.2006.1649622

P. Bernardi, M. Grosso

{"title":"关于结构化ASIC范例的测试考虑","authors":"P. Bernardi, M. Grosso","doi":"10.1109/DDECS.2006.1649622","DOIUrl":null,"url":null,"abstract":"We present a survey on the academic and industrial structured ASIC practices, especially focusing on the test strategies currently in use. Then, we compare two possible test generation flows, underlining the most critical aspects introduced by the adoption of the structured ASIC methodology","PeriodicalId":158707,"journal":{"name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-04-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Test Considerations about the Structured ASIC Paradigm\",\"authors\":\"P. Bernardi, M. Grosso\",\"doi\":\"10.1109/DDECS.2006.1649622\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We present a survey on the academic and industrial structured ASIC practices, especially focusing on the test strategies currently in use. Then, we compare two possible test generation flows, underlining the most critical aspects introduced by the adoption of the structured ASIC methodology\",\"PeriodicalId\":158707,\"journal\":{\"name\":\"2006 IEEE Design and Diagnostics of Electronic Circuits and systems\",\"volume\":\"13 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-04-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 IEEE Design and Diagnostics of Electronic Circuits and systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DDECS.2006.1649622\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DDECS.2006.1649622","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

我们对学术和工业结构化ASIC实践进行了调查，特别关注当前使用的测试策略。然后，我们比较了两种可能的测试生成流程，强调了采用结构化ASIC方法引入的最关键的方面

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Test Considerations about the Structured ASIC Paradigm

We present a survey on the academic and industrial structured ASIC practices, especially focusing on the test strategies currently in use. Then, we compare two possible test generation flows, underlining the most critical aspects introduced by the adoption of the structured ASIC methodology

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2006 IEEE Design and Diagnostics of Electronic Circuits and systems

自引率

0.00%

发文量

期刊最新文献

Sensor powering with integrated MOS compatible solar cell array Run-Time Debugging and Monitoring of FPGA Circuits Using Embedded Microprocessor On the Use of Information Redundancy When Designing Secure Chips Low-Cost Concurrent Error Detection for FSMs Implemented Using Embedded Memory Blocks of FPGAs FPGA-based fault simulator