具有早期视觉应用的混合信号阵列处理器

D. A. Martin
{"title":"具有早期视觉应用的混合信号阵列处理器","authors":"D. A. Martin","doi":"10.1109/CICC.1997.606629","DOIUrl":null,"url":null,"abstract":"A programmable analog arithmetic circuit which can perform addition, subtraction, multiplication, and division at 7 bits of resolution is presented. This circuit is used as the ALU for a mixed-signal array processor designed for early vision applications. The analog arithmetic circuit enables the processor to operate with the low power and low area of a dedicated analog circuit while retaining the flexibility of a digital processor. The processor was tested with an edge detection algorithm and a sub-pixel resolution algorithm. A 1 cm square array of the mixed-signal processor cells in 0.8 /spl mu/m CMOS with a 5 V power supply would dissipate 1 W at 420 MIPS.","PeriodicalId":111737,"journal":{"name":"Proceedings of CICC 97 - Custom Integrated Circuits Conference","volume":"79 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-05-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"42","resultStr":"{\"title\":\"A mixed-signal array processor with early vision applications\",\"authors\":\"D. A. Martin\",\"doi\":\"10.1109/CICC.1997.606629\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A programmable analog arithmetic circuit which can perform addition, subtraction, multiplication, and division at 7 bits of resolution is presented. This circuit is used as the ALU for a mixed-signal array processor designed for early vision applications. The analog arithmetic circuit enables the processor to operate with the low power and low area of a dedicated analog circuit while retaining the flexibility of a digital processor. The processor was tested with an edge detection algorithm and a sub-pixel resolution algorithm. A 1 cm square array of the mixed-signal processor cells in 0.8 /spl mu/m CMOS with a 5 V power supply would dissipate 1 W at 420 MIPS.\",\"PeriodicalId\":111737,\"journal\":{\"name\":\"Proceedings of CICC 97 - Custom Integrated Circuits Conference\",\"volume\":\"79 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-05-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"42\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of CICC 97 - Custom Integrated Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.1997.606629\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of CICC 97 - Custom Integrated Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.1997.606629","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 42

摘要

提出了一种可编程的模拟运算电路,可实现7位分辨率的加、减、乘、除运算。该电路被用作用于早期视觉应用的混合信号阵列处理器的ALU。该模拟运算电路使处理器能够以专用模拟电路的低功耗和低面积运行,同时保留数字处理器的灵活性。采用边缘检测算法和亚像素分辨率算法对该处理器进行了测试。一个1平方厘米的混合信号处理器单元阵列,采用0.8 /spl μ l /m CMOS,采用5 V电源,在420 MIPS时功耗为1 W。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A mixed-signal array processor with early vision applications
A programmable analog arithmetic circuit which can perform addition, subtraction, multiplication, and division at 7 bits of resolution is presented. This circuit is used as the ALU for a mixed-signal array processor designed for early vision applications. The analog arithmetic circuit enables the processor to operate with the low power and low area of a dedicated analog circuit while retaining the flexibility of a digital processor. The processor was tested with an edge detection algorithm and a sub-pixel resolution algorithm. A 1 cm square array of the mixed-signal processor cells in 0.8 /spl mu/m CMOS with a 5 V power supply would dissipate 1 W at 420 MIPS.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
DFT for embedded charge-pump PLL systems incorporating IEEE 1149.1 Self-calibration of digital phase-locked loops Multi-layer over-the-cell routing with obstacles A 2.4 V, 700 /spl mu/W, 0.18 mm/sup 2/ second-order demodulator for high-resolution /spl Sigma//spl Delta/ DACs A single-chip controller for 1.2 Gbps shared buffer ATM switches
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1