降尺度对全环栅JLMOSFET模拟/射频性能影响的研究

Sarita Misra, Sudhanshu Mohan Biswal, B. Bara, Sanjit Kumar Swain, Sudhansu Kumar Pati
{"title":"降尺度对全环栅JLMOSFET模拟/射频性能影响的研究","authors":"Sarita Misra, Sudhanshu Mohan Biswal, B. Bara, Sanjit Kumar Swain, Sudhansu Kumar Pati","doi":"10.1109/EDKCON.2018.8770424","DOIUrl":null,"url":null,"abstract":"In this work, we have accomplished an efficient quantitative inquiry on the analog/RF performance of gate-all-around (GAA) junction less Metal oxide field effect transistor(JL MOSFET).Here, we have considered the down scaled gate length and underlap length as two vital design aspects to inquiry the RF/analog performance of the device. A detailed analysis of some figure of merit (FOMs) such as transconductance $(\\mathrm{g}_{\\mathrm{m}})$, Outputresistance $(\\mathrm{R}_{\\mathrm{o}\\mathrm{u}\\mathrm{t}})$, transconductance generation factor(TGF), intrinsic gain, cut off frequency $(\\mathrm{f}_{\\mathrm{T}})$, maximum frequency of oscillation $(\\mathrm{f}_{\\max})$ are carried out in accordance with regular down scaling of length of gate and different underlap length towards drain and source. In this work, the recommended device is created and its electrical characteristics are studied using ATLAS 2D device simulator. From the results obtained from simulation it is evident that the RF performances of GAA JL-MOSFET are superior in comparison to their analog counterpart with respect to continual downscaling of gate length. The channel is controlled in gate all around structure which reduces the short channel in terms of drain induced barrier lowering and threshold voltage $(\\mathrm{V}_{\\mathrm{t}\\mathrm{h}})$ variation. GAA JL MOSFET is not only more immune to short channel effect(SCEs) but also it is suitable for analog/RF applications because of its high value of $\\mathrm{g}_{\\mathrm{m}}$ and $\\mathrm{f}_{\\mathrm{T}}, \\mathrm{f}_{\\max}$. Hence, this work will be beneficial for upcoming generation of RF circuits needed for modern wireless communication systems and high speed switching application.","PeriodicalId":344143,"journal":{"name":"2018 IEEE Electron Devices Kolkata Conference (EDKCON)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Study of Effect of downscaling on the Analog/RF Performance of Gate all Around JLMOSFET\",\"authors\":\"Sarita Misra, Sudhanshu Mohan Biswal, B. Bara, Sanjit Kumar Swain, Sudhansu Kumar Pati\",\"doi\":\"10.1109/EDKCON.2018.8770424\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work, we have accomplished an efficient quantitative inquiry on the analog/RF performance of gate-all-around (GAA) junction less Metal oxide field effect transistor(JL MOSFET).Here, we have considered the down scaled gate length and underlap length as two vital design aspects to inquiry the RF/analog performance of the device. A detailed analysis of some figure of merit (FOMs) such as transconductance $(\\\\mathrm{g}_{\\\\mathrm{m}})$, Outputresistance $(\\\\mathrm{R}_{\\\\mathrm{o}\\\\mathrm{u}\\\\mathrm{t}})$, transconductance generation factor(TGF), intrinsic gain, cut off frequency $(\\\\mathrm{f}_{\\\\mathrm{T}})$, maximum frequency of oscillation $(\\\\mathrm{f}_{\\\\max})$ are carried out in accordance with regular down scaling of length of gate and different underlap length towards drain and source. In this work, the recommended device is created and its electrical characteristics are studied using ATLAS 2D device simulator. From the results obtained from simulation it is evident that the RF performances of GAA JL-MOSFET are superior in comparison to their analog counterpart with respect to continual downscaling of gate length. The channel is controlled in gate all around structure which reduces the short channel in terms of drain induced barrier lowering and threshold voltage $(\\\\mathrm{V}_{\\\\mathrm{t}\\\\mathrm{h}})$ variation. GAA JL MOSFET is not only more immune to short channel effect(SCEs) but also it is suitable for analog/RF applications because of its high value of $\\\\mathrm{g}_{\\\\mathrm{m}}$ and $\\\\mathrm{f}_{\\\\mathrm{T}}, \\\\mathrm{f}_{\\\\max}$. Hence, this work will be beneficial for upcoming generation of RF circuits needed for modern wireless communication systems and high speed switching application.\",\"PeriodicalId\":344143,\"journal\":{\"name\":\"2018 IEEE Electron Devices Kolkata Conference (EDKCON)\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE Electron Devices Kolkata Conference (EDKCON)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDKCON.2018.8770424\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Electron Devices Kolkata Conference (EDKCON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDKCON.2018.8770424","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

在这项工作中,我们完成了对栅极全能(GAA)无结金属氧化物场效应晶体管(JL MOSFET)模拟/射频性能的有效定量研究。在这里,我们考虑了栅极长度和搭接长度作为两个重要的设计方面,以查询器件的RF/模拟性能。根据栅极长度和漏极和源极下接长度的不同,对跨导值$(\ mathm {g}} {\ mathm {m}})$、输出电阻$(\ mathm {R}} {\ mathm {o}\ mathm {u}\ mathm {t}})$、跨导产生因子(TGF)、固有增益、截止频率$(\ mathm {f}} {\ mathm {t}})$、最大振荡频率$(\ mathm {f}} {\max})$进行了详细的分析。在这项工作中,创建了推荐的器件,并使用ATLAS 2D器件模拟器研究了其电气特性。从仿真得到的结果可以明显看出,在栅极长度的持续降阶方面,GAA JL-MOSFET的射频性能优于其模拟对应物。该通道采用栅极全绕结构控制,从漏极诱导势垒降低和阈值电压$(\ mathm {V}_{\ mathm {t}}\ mathm {h}})$变化两方面减少了短通道。GAA JL MOSFET不仅更不受短通道效应(sce)的影响,而且由于其高值$\mathrm{g}_{\mathrm{m}}$和$\mathrm{f}_{\mathrm{T}}, \mathrm{f}_{\max}$,因此适用于模拟/RF应用。因此,这项工作将有利于现代无线通信系统和高速交换应用所需的下一代射频电路。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Study of Effect of downscaling on the Analog/RF Performance of Gate all Around JLMOSFET
In this work, we have accomplished an efficient quantitative inquiry on the analog/RF performance of gate-all-around (GAA) junction less Metal oxide field effect transistor(JL MOSFET).Here, we have considered the down scaled gate length and underlap length as two vital design aspects to inquiry the RF/analog performance of the device. A detailed analysis of some figure of merit (FOMs) such as transconductance $(\mathrm{g}_{\mathrm{m}})$, Outputresistance $(\mathrm{R}_{\mathrm{o}\mathrm{u}\mathrm{t}})$, transconductance generation factor(TGF), intrinsic gain, cut off frequency $(\mathrm{f}_{\mathrm{T}})$, maximum frequency of oscillation $(\mathrm{f}_{\max})$ are carried out in accordance with regular down scaling of length of gate and different underlap length towards drain and source. In this work, the recommended device is created and its electrical characteristics are studied using ATLAS 2D device simulator. From the results obtained from simulation it is evident that the RF performances of GAA JL-MOSFET are superior in comparison to their analog counterpart with respect to continual downscaling of gate length. The channel is controlled in gate all around structure which reduces the short channel in terms of drain induced barrier lowering and threshold voltage $(\mathrm{V}_{\mathrm{t}\mathrm{h}})$ variation. GAA JL MOSFET is not only more immune to short channel effect(SCEs) but also it is suitable for analog/RF applications because of its high value of $\mathrm{g}_{\mathrm{m}}$ and $\mathrm{f}_{\mathrm{T}}, \mathrm{f}_{\max}$. Hence, this work will be beneficial for upcoming generation of RF circuits needed for modern wireless communication systems and high speed switching application.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Stability Performance Comparison of a MTJ Memory Device Using Low-Dimensional HfO2, A12O3, La2O3 and h-BN as Composite Dielectric Stress Tuning in NanoScale FinFETs at 7nm Modeling Short Channel Behavior of Proposed Work Function Engineered High-k Gate Stack DG MOSFET with Vertical Gaussian Doping Study of Ag Doped SnO2 Film and its Response Towards Aromatic Compounds Present in Tea Stress Analysis in Uniaxially Strained-SiGe Channel FinFETs at 7N Technology Node
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1