Application and performance of FPGA using partial reconfiguration with Xilinx PlanAhead

Dynamic Partial Reconfiguration (DPR) of Field Programmable Gate Array (FPGA) offers the members of benefit across multiple industries. Partial Reconfiguration (PR) has been supported by Xilinx for many generation of devices. Hardware portion of the device function is dynamically modified by partial reconfiguration technique by downloading full and partial bitstreams. In this paper some specific regions are reconfigured of the FPGA with new functions during run time while remaining areas become static during this time. Xilinx PlanAhead provides graphical environment for PR which reduces the board space, changes the design in the field and also provides low power consumption.