在0.5µm CMOS工艺中设计和实现900MHz无源标签的基带部分

Omar R. Avila-Lopez, R. Parra-Michel, F. Sandoval-Ibarra, M. Aguirre-Hernandez
{"title":"在0.5µm CMOS工艺中设计和实现900MHz无源标签的基带部分","authors":"Omar R. Avila-Lopez, R. Parra-Michel, F. Sandoval-Ibarra, M. Aguirre-Hernandez","doi":"10.1109/MWSCAS.2009.5236100","DOIUrl":null,"url":null,"abstract":"The design and implementation of digital circuitry for building a 900MHz passive tag in a standard 0.5µm CMOS technology is presented. The digital circuitry (hereafter called Digital Section, DS) including a voltage-controlled oscillator (VCO) satisfies the baseband requirements of ISO/IEC18000-6 type A standard. To verify the DS's functionality, a basic Tag-Reader was designed in order to apply test sequences. Power consumption, maximum operation frequency, and area utilization analyses were done using Synopsys' Design Compiler. The obtained results show that the proposed architecture fulfils the requirements stated for the implementation.","PeriodicalId":254577,"journal":{"name":"2009 52nd IEEE International Midwest Symposium on Circuits and Systems","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-09-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design and implementation of the baseband section for a 900MHz passive tag in a 0.5µm CMOS process\",\"authors\":\"Omar R. Avila-Lopez, R. Parra-Michel, F. Sandoval-Ibarra, M. Aguirre-Hernandez\",\"doi\":\"10.1109/MWSCAS.2009.5236100\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The design and implementation of digital circuitry for building a 900MHz passive tag in a standard 0.5µm CMOS technology is presented. The digital circuitry (hereafter called Digital Section, DS) including a voltage-controlled oscillator (VCO) satisfies the baseband requirements of ISO/IEC18000-6 type A standard. To verify the DS's functionality, a basic Tag-Reader was designed in order to apply test sequences. Power consumption, maximum operation frequency, and area utilization analyses were done using Synopsys' Design Compiler. The obtained results show that the proposed architecture fulfils the requirements stated for the implementation.\",\"PeriodicalId\":254577,\"journal\":{\"name\":\"2009 52nd IEEE International Midwest Symposium on Circuits and Systems\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-09-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 52nd IEEE International Midwest Symposium on Circuits and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSCAS.2009.5236100\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 52nd IEEE International Midwest Symposium on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2009.5236100","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

介绍了在标准0.5µm CMOS技术上构建900MHz无源标签的数字电路的设计和实现。包含压控振荡器(VCO)的数字电路(以下称为数字部分,DS)满足ISO/IEC18000-6 a型标准的基带要求。为了验证DS的功能,设计了一个基本的标签阅读器,以便应用测试序列。功耗、最大工作频率和面积利用率分析使用Synopsys的Design Compiler完成。得到的结果表明,所提出的体系结构满足了实现的要求。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Design and implementation of the baseband section for a 900MHz passive tag in a 0.5µm CMOS process
The design and implementation of digital circuitry for building a 900MHz passive tag in a standard 0.5µm CMOS technology is presented. The digital circuitry (hereafter called Digital Section, DS) including a voltage-controlled oscillator (VCO) satisfies the baseband requirements of ISO/IEC18000-6 type A standard. To verify the DS's functionality, a basic Tag-Reader was designed in order to apply test sequences. Power consumption, maximum operation frequency, and area utilization analyses were done using Synopsys' Design Compiler. The obtained results show that the proposed architecture fulfils the requirements stated for the implementation.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A CMOS negative supply for large dynamic range high-bandwidth analog circuits Wideband ΔΣ ADCs using direct-charge-transfer adder Low-complexity integrated architecture of 4×4, 4×8, 8×4 and 8×8 inverse integer transforms of VC-1 3D imaging algorithm and implement for through-wall synthetic aperture radar Automatic heart sound analysis with short-time Fourier transform and support vector machines
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1